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evices (Lot A) was included in the program. However, this particular lot of de-
vices experienced excessive package related failures due to thermal cycling effects 
during accelerated life testinq. As a result of these package related problems, a 
econd lot of devices in a different package (Lot B) was included in the program. 
nalysis of the 286 total failed devices in Lot A and Lot B indicated that 42.3% 
ere due to Lot A package defects, 11.5% were due to wire-to-die shorts, and 39.2% 
ere due to surface related defects. The remaining failures (7%) were due to bulk 
silicon and other defects. Statistical analysis of the surface related failure dat 
resulted in bimodal failure distributions comprised of two lognormal distributions; 
a "freak" distribution observed early in time, and a "main" distribution observed 
later in time. The.Arrhenius modei was shown to provide a good description of 
device aging as a function of temperature at a fixed voltage. The Eyring model a1s 
appeared to provide a ~easonab1e description of main distribution device aging as a 
function of temperature and voltage. However, there was insufficient failure data 
from the life tests to permit a rigorous evaluation of the Eyring model for the 
IImain" distribution. In addition, the "freak" distribution of device lifetimes 
did not appear to be a function of applied voltage. Since the "freak" distribution 
failures were due to cation drift in gate oxides, the lack of voltage dependence 
was not expected. However, almost all of the "freak" failures occurred in less 
than one (1) hour at the accelerated test temperatures which hamper'ed an accurate 
determination of actual failure times. Further studies at test temperatures below 
200°C may yield more accurate failure times and provide better visibi1itYl of 
voltage effects that may exist. 
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PREFACE 
The work described in this report was performed by the Parts Evaluation 
Laboratory section of the McDonnell Douglas Astronautics Company-East (MDAC-
EAST) Engineering Reliability Department during the period between September 
1974 and July 1976. The work was performed for the National Aeronautics and 
Space Administration (NASA), George C. Marshall Space Flight Center under Con-
tract Number NASB-31177. Mr. W. R. Barlow acted as the NASA Contracting 
Officer's Representative. Significant technical contributions were made by 
Messrs. Morton Stitch, Bruce Kirk, Roy Maurer and Ed Sisul of the MDAC-EAST 
Engineering Reliability Department. 
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1.0 INTRODUCTION 
Extensive accelerated test studies of microcircuits using both temperature 
and voltage as failure accelerating stresses have been performed by McDonnell 
Douglas, Bell Telephone Laboratories and the British Post Office Research Center 
[1, 2, 3J. All of these studies have shown the applicability of an Arrhenius 
reaction rate model [4J for describing semiconductor aging characteristics as a 
function of temperature. However, the effects of applied voltage upon the 
observed aging characteristics have not been fully explored. Prior work at 
McDonnell Douglas sponsored by the Rome Air Development Center (Contract No. 
F30602-73-C-0140) included accelerated life tests at several different voltage 
conditions. The results of the MDAC-EAST studies indicated that electrical bias 
voltage was necessary to accelerate surface related failures in a reasonable 
time period, and that device operation at reduced voltage generally resulted in 
an increased median lifetime for the test population. Evaluation of the test 
results suggested the applicability of an Eyring reaction rate model [4J, which 
includes both temperature and a nonthermal stress factor, to describe microcir-
cuit aging characteristics. Unfortunately, the number of different temperature/ 
voltage combinations at which life test data had been generated was not suffi-
, 
cient for a rigorous evaluation of an Eyring model. 
The accelerated test program described in this report was designed to 
provide sufficient life test data to evaluate both the Arrhenius and Eyring 
models. Life tests were conducted at six different combinations of temperature 
and applied voltage. Two lots of a single manufacturer's Complementary Metal 
Oxide Semiconductor (CMOS) device were tested at ambient temperatures between 
200°C and 250°C and applied voltages between 5 Vdc and 15 Vdc. The results of 
these tests are discussed in terms of the observed failure modes/mechanisms, 
failure distributions and the applicability of Arrhenius and Eyring reaction 
rate models for describing device aging characteristics. 
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2.0 PROGRAM DESCRIPTION 
The program for evaluating the effects of voltage stress on microcircuit 
failure rates was accomplished in accordance with the work flow illustrated in 
Figure 1. Initially a single lot of one manufacturer's CMOS 4007 (Dual Comple-
mentary Pair plus Inverter) devices (Lot A) was included in the program. How-
ever, this particular lot of devices experienced excessive package related 
failures due to thermal cycling effects during accelerated life testing. As a 
result of these package related problems, a second lot of CMOS 4007 devices in 
a different package (Lot B) was included in the program. Both lots of devices 
were procured to the MIL-M-38510 Class C processing requirements plus 100% 
electrical testing at -55°C and 125°C. 
Upon receipt of devices, electrical tests were performed to characterize 
device performance at 25°C and to provide the zero hour baseline data for the 
subsequent accelerated life tests. A sample of each lot of devices was also 
subjected to a destructive physical analysis to characterize construction 
features, and to evaluate physical characteristics of the device that could 
impact the life test results. Due to the Lot A package problems, special Lot B 
package integrity tests were also performed with a sample of the Lot B devices. 
These tests consisted of a sequence of: a) seal leak tests, b) thermal shock 
tests, c) seal leak tests, and d) visual examinations. 
Concurrent with the Lot A device characterization activities, studies were 
performed to select suitable nondestructive accelerated life test conditions. 
Candidate bias circuits for the accelerated life tests were evaluated at ambient 
temperatures between 200°C and 285°C to select a biasing configuration that 
maintained maximum voltage across the device at a controlled low value of cur-
rent. Device thermal characteristics were then examined whi1e operating a de-
vice in the selected bias circuit at ambient temperatures between 200°C and 
250°C. Both electrical and infrared mapping techniques were employed to deter-
mine maximum junction temperatures and thermal gradients across the chip sur-
face. As a final check of the suitability of the high temperature bias circuit, 
and to aid in the selection of specific accelerated test temperatures, a step-
stress test was performed with 20 Lot A devices. 
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Upon completion of the step stress test, nondestructive ambient test 
temperatures of 200°C, 225°C and 250°C were selected for life testing. Bias 
voltages of 5 Vdc, 10 Vdc and 15 Vdc were also selected. The temperature-
voltage combinations are as shown in the previously mentioned Figure 1. Forty 
Lot A, and thirty-five Lot B devices were operated at each of the six temper-a-
ture/vo1tage combinations. Each life test was conducted for 4,000 hours or 50% 
failure, whichever occurred first. The basic test sequence used during life 
testing is shown in Figure 2. The initial, interim and final electrical tests 
are identical, and consisted of the MIL-M-38510 Group A dc parameter tests at 
25°C. Details of the electrical test conditions and end-point limits are con-
tained in Appendix A. However, it should be noted that the test conditions and 
end-point limits were not identical for Lot A and Lot B devices. Lot A devices 
were tested to the MIL-M-38510/053 (NASA) specification requirements, and Lot B 
devices were tested to the MIL-M-38510/053A specification requirements. In 
addition, some of the MIL-M-38510 electrical specification limits were relaxed 
to permit procurement of devices. Interim electrical measurements were per-
formed, after allowing the devices to cool to room temperature with bias applied, 
at the following times: 1,2,4,8,16,32,64,128,256,512,1,000,2,000, 
3,000 and 4,000 hours. A control sample (five devices stored at room ambient 
conditions) was also tested each time electrical measurements were performed. 
The purpose of the control sample was to provide a check on the stability of 
the automated test equipment used for electrical testing. All devices that 
failed an interim electrical test were subjected to a detailed failure analysis 
to determine the failure mode, mechanism and most probable cause of failure. 
At the completion of the life test matrix, the data was statistically 
analyzed to determine the nature of the failure distribution at each temperature! 
voltage combination. Median life-times from each failure distribution were then 
used to evaluate the applicability of the Arrhenius and Eyring reaction rate 
models for describing microcircuit aging characteristics. 
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3.0 TEST VEHICLE 
·~f 
( 
I 
A CMOS device was selected to evaluate voltage stress effects on microcir-
cuit life characteristics since MOS devices are susceptible to voltage dependent 
surface effect failure mechanisms such as ion drift in gate oxides. The 4007, 
Dual Complementary Pair plus Inverter, was selected as the particular device 
type for flexibility of life test bias circuit design and ease of failure analy-
si s. 
Both Lot A and Lot B devices were provided in 14 pin dual-in-line ceramic 
packages with gold plated leads. Pertinent physical features-of Lot A devices 
are summarized in Figure 3. Detailed optical and SEM examinations of the de-
vices, as documented in Appendix B, did not reveal any construction features or 
physical anomalies that would adversely affect the life test results. However, 
as later discovered, Lot A ceramic packages were unable to withstand the 
repeated temperature cycling experienced during life testing at the times 
electrical measurements are performed. The Lot B replacement devices were 
identical to the Lot A devices except for the package construction. The dif-
ferences in package construction details are illustrated in Figure 4. Note 
that the external leads of Lot A devices are integral with the internal lead 
frame, whereas the Lot B devices have external leads that are brazed to the 
internal lead frame. Since the Lot A package failures were due to cracks in 
the ceramic as a result of thermal expansion and contractions of the lead frame, 
a sample of Lot B devices was subjected to thermal shock package integrity tests 
prior to life testing. Fiftee;; (15) Lot B devices were subjected to twenty (20) 
liquid-to-liquid thermal shocks from -50°C to 175°C in accordance with MIL-STD-
883 Method 1011.1. None of Ule devi ces exhi bited loss of hermf~ti city or vi sua 1 
evidence of damage after the thermal shock test. Construction details of the 
Lot B devices are contained in Appendix B. 
Initial electrical parameter tests performed at 25°C with all Lot A and 
Lot B devices resulted in the parameter characterizations shown in Tables 1 and 
2. Test conditions used for electrical testing are contained in Appendix A, 
and are, as previously mentioned, the MIL-M-38510/053 (NASA) and MIL-M-38510/053A 
conditions. A gate to source threshold voltage test was also performed, but no 
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failure criteria was established for this parameter. With the following excep-
tions, parameter limits are MIl-M-385l0/053 limits: 
lot A VOHl changed from 4.2 Vdc min to 3.6 Vdc min 
IIH & III changed from lnA max to lOnA max 
lot B VOH2 changed from 4.5 Vdc min to 4.0 Vdc min 
VOl2 changed from 0.5 Vdc max to 0.6 Vdc max 
IIH & III changed from 3nA max to 10nA max 
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TABLE 1. 25°C PARAMETER CHARACTERIZATION - LOT A 
LIMITS 
PARAMETER MIN MAX MEAN SIGMA 
II L -10.0 -0.018 0.109 
" 
IIH 10.0 0.029 0.128 
vOLl 0.4 0.246 0.009 
VOL2 10.0 0.022 0.008 
VOHI 3.6 4.135 0.085 
VOH2 10.0 -0.016 0.019 
V03 10.0 0.018 0.299 
V06 0.1 0.000 0.000 
ISSH - 50.0 -1.117 3.802 
ISSL - 50.0 -0.748 0.870 
l VTH(P) -;', 1.470 0.096 VTH(N) ,,;t~ 1.787 0.057 
* THESE TESTS ARE NOT MIL-M-38S10 TESTS. 
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TABLE 2. 25°C PARAMETER CHARACTERIZATION - LOT B 
LIMITS 
PARAMETER MIN MAX MEAN SIGMA
 
VIC(+) 1.5 0.847 0.016 
VIC(-) -6.0 -1.004 0.025 
ISSH -50.0 -0.792 2.864 
ISSL -50.0 -1. 596 2.903 
VOHI 2.5 4.408 0.000 
vOH2 4.0 4.352 0.068 
VOH3 4.95 5.000 0.000 
VOH4 11 .25 12.274 0.121 
vOLl 0.4 o. 169 0.019 
VOL2 0.6 0.434 0.031 
VOL3 50.0 0.026 0.059 
VOL4 1.25 0.396 0.083 
IIHI 10.0 0.416 1.108 
II L 1 -10.0 -0.624 1.377 
VTH (p) ," 1 • 522 0.086 
VTH(N) ";1,,- 1.379 O. 118 
~', THESE TESTS ARE NOT MIL-M-38510 TESTS. 
11 
UNITS 
Vdc 
Vdc 
nA 
nA 
Vdc 
Vdc 
Vdc 
Vdc 
Vdc 
Vdc 
mVdc 
Vdc 
nA 
nA 
Vdc 
Vdc 
'-~ 
I 
\ 
i 
./ 
1 
1 
1 
! 
j 
j 
\ 
j 
I , 
j 
, 
, 
i 
j 
J 
1 
I 
1 j 
I 
t 
r 
r. 
I 
l 
I 
I. 
r ,. 
E; 
I I·. i I· :1 I~ ., 
I I· iI i" j. il I" I: 
[1 
I,; 
I.. 
I .. l[ , 
I 
, 
!; I; 
ii-
i' 
I', 
il· 
II it, 
., 
r 
J -" .. ~~r.:., "" .r ~ .............  
4.0 SELECTION OF LIFE TEST CONDITIONS 
The selection of bias circuits, test temperatures and test voltages was 
accomplished in accordance with the sequence shown in Figure 5. Initially, 
candidate bias circuits were evaluated at ambient temperatures between 200°C 
and 285°C in an attempt to find a bias circuit that: 
(a) maintained maximum rated voltage at the device terminals over the 
temperature range to provide maximum acceleration of surface effect 
failure mechanisms, 
(b) maintained the device current at a controlled low level to minimize 
failures due to thermal runaway and electromigration, 
(c) maintained a consistent set of internal microcircuit stress (primarily 
voltage) conditions over the temperature range (A drastic difference 
between circuit node voltages at different accelerated test tempera-
tures may invalidate subsequent calculations of acceleration factors.), 
and 
(d) provided both positive and negative voltage stress across gate oxides 
to accelerate both nand p-channel transistor failures due to positive 
and negative species of charge contamination. 
Once a bias circuit satisfied the above objectives, a thermal characterization 
of the microcircuit was performed with the device operated in the selected bias 
circuit. Both electrical and infrared scanning techniques were utilized to 
determine the maximum junction temperature and thermal gradient across the chip 
surface. Step stress tests were then performed to verify the sui tabil ity of 
the bias circuit and to aid in the selection of accelerated life test tempera-
tures. 
4.1 Bias Circuit Evalutions 
The selection of a suitable bias circuit for the 4007 microcircuit evolved 
from a study of the device schematic, and high temperature tests of the most 
promising candidate circuits. Three candidate bias circuits (A, B and C) were 
evaluated. All of the candidate circuits configured the device as three invert-
ers with no load on the outputs. Circuit "Ail placed all inputs low, Circuit "BII 
placed all inputs high, and Circuit "C" placed two inputs low and one input high. 
The results of testing several devices in these circuits at ambient temperatures 
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between 200°C and 285°C, and voltages between 5 Vdc and 15 Vdc are shown in 
Figure 6. Device current as a function of temperature and voltage was similar 
in all three bias circuits. Maximum rated voltage (15 Vdc) could be maintained 
across the device at temperatures up to 270°C, and device current was stable at 
values below 2 milliamps at temperatures up to 270°C. Device current appeared 
to be somewhat higher with the inputs high, but the difference was not con-
sidered important. Consequently, Circuit "C", which has inputs both high and 
low, was tentatively selected as the accelerated life test circuit. This cir-
cuit was selected because it stresses both nand p-channel gate oxides. Cir-
cuit "A" only stresses the p-channel oxide, and Circuit "B" only stresses the 
n-channel oxide. 
4.2 Junction Temperature Studies 
Since microcircuit lifetimes are a function of junction temperature, 
studies were conducted to determine junction temperatures of devices when 
operated in the selected bias circuit at ambient temperatures up to 270°C. 
Both infrared and electrical test techniques were used to study device thermal 
characteristics. 
During the infrared studies, microcircuits were operated in the selected 
bias circuit at ambient temperatures between 200°C and 270°C using specially 
constructed micro-ovens. Thermal maps of the chip surface were constructed 
from radiance data taken with a Barnes RM-50 Infrared Microscanner using a 
delta radiance procedure. This procedure involved scanning the chip surface 
in an unpowered condition at a known ambient temperature and recording the 
detector output. The microcircuit was then powered with 15 Vdc and a second 
scan obtained. The resultant temperature increase was calculated from the 
change in detector output betwf"'n the two scans. Less than 1 °C temperature 
rise over ambient was observed at any point on the chip surface. 
An electrical test technique was also utilized to determine the maximum 
junction temperature of microcircuits when operated at 15 Vdc in the intended 
life test fixtures and ovens. Use of the electrical technique minimizes the 
error in junction temperature determination due to the microcircuit mounting 
method and air velocity in the 1 ife test chamber. The forward voltage of an 
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input protective diode was used as a temperature sensitive parameter to deter-
mine maximum junction temperatures using a technique similar to MIL-STD-883, 
Method 1012, Condition C. Measurements of forward voltage were accomplished at 
ambient temperatures between 200°C and 270°C. Less than 1°C rise over the am-
bient temperature was calculated for all test conditions. 
4.3 Step Stress Tests 
Step-stress testing was performed to: (1) validate the nondestructive 
nature of the selected high temperature bias circuit, and (2) obtain sufficient 
failure data on a reasonable quantity of microcircuits to make a final deter-
mination of the accelerated test conditions. Formal step-stress tests were per-
formed with 20 Lot A microcircuits operated at 15 Vdc at ambient temperatures 
between 200°C and 270°C. Each step duration was 16 hours with the ambient 
temperature generally increased in 25°C increments. Insufficient Lot B devices 
were available to perform a step-stress test. 
In addition to the electrical parameter measurements performed at 25°C 
after cool-down with bias applied at the completion of each step, device cur-
rents and output voltages were monitored at each temperature step. Figure 7 
shows the results of the formal step-stress tests with Lot A devices in terms of 
device current, voltage and number of failures experienced at each step. The 
currents and voltages observed during the step-stress test are similar to those 
observed during bias circuit evaluations, and represent anticipated device per-
formance during the accelerated life tests. Only four (4) device failures were 
observed during the step-stress test. These four failures were detected during 
electrical tests following the 200°C step. All failures were attributed to 
cation drift in the gate oxide of n-channel transistors. 
4.4 Life Test Conditions 
Evaluation of the prior circuit evaluations, thermal studies and step-
stress tests indicated that the selected bias circuit was suitable for life 
testing at ambient temperatures up to 270°C. Maximum rated voltage (15 Vdc) is 
maintained across the d~vice with less than 2 milliamps of device current, and 
both nand p-channel gate oxides are stressed. Junction temperatures are also 
within 1°C of ambient. 
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Although no device failures were experienced after the 200°C step of the 
step-stress tests, it was decided to limit the maximum life test temperature to 
2500C to assure oven availability. Thus, with 250°C established as the maximum 
test temperature, 225°C and 200°C were selected as the mid and low temperature 
conditions. A minimum of 25°C separation between test temperatures is desirable 
to minimize errors in subsequent calculations of acceleration factors from the 
life test data. Bias voltages of 5 Vdc, 10 Vdc, and 15 Vdc were also selected 
for similar reasons. Figure 8 shows the final bias circuit configuration, and 
the approximate values of device voltage, current, power dissipation and junc-
tion temperature for each life test. 
18 
- -
_ .. ~O~~ __ ~~"~~_.~."~~~~'=~~._~~"~ ___ d" __ ~_~"· __ • _-....... ,--.-•• ~.-.... - -_. __ .- -
I 
! 
! 
~ 
I 
I 
I 
1 
I l 
r 
TA VDD ISS Pd 
TEST CELL AMBIENT DEVICE DEVICE POWER 
NUMBER 
101 
201 
301 
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TEMPERATURE VOLTAGE CURRENT DISSIPATION 
(0 C) (VOLTS) (M I CRO AMPS) (MILLI WATTS) 
250 15 255 3.8 
250 10 215 2.2 
250 5 170 0.9 
225 15 70 1.0 
225 10 55 0.6 
200 15 20 0.3 
1. DEVICE CONDITIONS ARE APPROXIMATE AVERAGE VALUES 
FOR LOT A AND LOT B DEVICES. 
2. JUNCTION TEMPERATURES BASED ON AN ESTIMATED 
THERMAL RESISTANCE (9JA) OF 250°C/WATT 
FIGURE 8. SUMMARY OF LIFE TEST CONDITIONS 
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5.0 LI FE TEST RESULTS 
The cumulative number of Lot A device failures observed in each test cell 
and at each electrical measurement point is shown in Table 3. This table also 
shows the cumulative number of failures due to surface instability problems, 
internal wire-to-die shorts, and cracked packages. A more detailed summary of 
failure modes and mechanisms is provided in Table 4, and Appendix C contains a 
complete description of failure analysis findings. Note the large number of 
failures due to cracked packages. Sixty-three percent (63%) of the total Lot A 
device failures (192 total failed devices) were attributed to fractured glass 
seals which allowed moisture to enter the package. An additional nine percent 
(9%) of the total failures were due to internal wire-to-die shorts, leaving only 
twenty-eight percent (28%) of the total failures for an analysis of voltage 
stress effects. The five to thirte~n surface related failures in each test 
cell were not sufficient for a statistical analysis of voltage stress effects 
on microcircuit failure rates. Consequently, the life test matrix was repeated 
with Lot B devices. 
The results of the Lot B life tests are summarized in Tables 5 and 6. No 
package related failures were experienced with Lot B devices. However, approxi-
mately the same number of Lot A and Lot B devices failed due to internal wire-
to-die shorts. Seventeen (17) Lot A failures and sixteen (16) Lot B failures 
were due to wire-to-die shorts. There were also a number of Lot B failures due 
to bulk silicon defects (18 failed devices), and test errors (2 failed devices); 
leaving a total of fifty-eight (58) failed devices for analysis of voltage 
stress effects. Again, as with Lot A, the total number of failures due to sur-
face related problems was not sufficient for a meaningful statistical analysis. 
Combining the Lot A and Lot B surface related failure eata results in a 
data set that can be used for a limited statistical analysis of voltage stress 
effects. However, the combined sample size of devices on test must be censored 
to eliminate all nonsurface related failures, and consideration must be given to 
the different end-point limits used as failure criteria for Lot A and Lot B 
devices. The combined data set is shown in Table 7 for the three major surface 
related failure mechanisms observed during the test prcgram. 
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TABLE 3. TEST SUMMARY - LOT A 
~~ CELL TEMP VOLTS NO. ON FAIL CUMULATIVE NO. OF FAILURES AT HOURS OF TEST 
'-.:> [~~i 
f,' ~ t' CQ 
~. 
t 
~ r, 
I 
t ,
L" 
I 
.. { 
~:t 
~'4 ... 
NO °c 
101 250 
201 250 
301 250 
N 
102 225 
202 225 
103 200 
Vdc TEST L!.. MODE 1 2 4 8 16 32 64 128 
15 40 S.1. ~ 5 6 6 6 6 6 6 7 
W.S • .& 0 0 0 0 1 1 2 2 
C.P. 0 0 0 0 0 0 0 0 
TOTAL 5 6 6 6 7 7 8 9 
10 40 S. I. 10 10 10 10 10 10 10 10 
W.S. 1 1 2 2 3 3 3 4 
C.P; 0 0 0 0 0 0 0 0 
TOTAL 11 11 12 12 13 13 13 14 
5 40 5.1. 9 9 9 9 9 9 9 9 
W.S. 0 1 2 2 2 2 2 3 
C.P. e 0 0 0 0 0 0 0 
TOTAL 9 10 11 11 11 11 11 12 
15 40 S. l- S 7 7 7 8 8 8 9 
W.S. 0 1 1 1 1 1 2 3 
C.P. 0 0 0 0 0 0 0 0 
TOTAL 5 8 8 8 9 9 10 12 
10 40 s. I- 4 5 5 r.; 5 5 5 5 
W.S. 2 2 2 ." 2 2 2 .2 
C.P. 0 0 0 0 0 0 0 0 
TOTAL 6 7 7 7 7 7 7 7 
15 40 5.1. 1 2 5 7 8 8 8 8 
W.S. 1 1 1 1 2 2 2 3 
C.P. 0 0 0 0 0 0 0 0 
TOTAL 2 3 6 8 10 10 10 11 ! 
Li. ALL DEV ICES ARE 4007 , CMOS-DUAL COMPLEMENTARY PAl R PLUS INVERTER 
~ S.I. = SURFACE INSTABILITY 
~ W.S. = WIRE-TO-DIE SHORT 
~ C.P. ~ CRACKED PACKAGE 
256 512 1000 2000 3000 
13 13 13 13 TEST 
2 2 2 2 DISCON-
1 1 15 20 TINUeD 
I 16 16 30 35 
10 10 10 10 TEST 
4 4 4 4 01 SCON-
1 2 16 23 TINUED 
15 16 30 37 
9 9 9 9 9 
3 3 3 3 3 
0 0 0 13 9 
12 12 12 15 21 
9 9 9 9 TEST 
3 3 3 3 DISCON-
1 8 9 23 TINUeD 
13 20 21 I 35 
5 5 ~ I 5 5 2 2 2 2 0 0 14 23 
7 7 7 21 30 
8 8 8 I 8 8 
3 3 ~ I 3 3 0 2 17 n 
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FAI LURE 
CATE~Y 
NO. 
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TABLE 4. FAILURE MODE/MECHANISM SUMMARY - LOT A 
QUANTITY OF FAILURES AND TIME OF FAILURE (HOURS) BY TEST CELL 
250°C 225°C 200°C 
15V 10V 5V 15V 10V 15V 
FAILURE MODE/FAILURE MECHANISM 101 201 301 102 
202 103 
I 
WIRE-TO-DIE SHORT/WIRE SAG PLUS Al-SI 1 @ 16 1 @ I 1 @ 2 1 @ 2 2 
@ 1 1 @ 1 
ALLOYING 1 @ 64 1 @ 4 1 @ 4 1 @ 64 
1 @ 16 
1 @ 16 1 @ 128 1 @ 128 1 @ 128 
1 @ 128 
PIN-PIN LEAKAGES, OPEN WIRE BONDS, AND/ 1 @ 256 1 @ 256 3 @ 2000 1 @ 256 
14 @ 2000 2 @ 512 
OR VTH DECREASES/FRACTURED GLASS SEAL 14 @ 1000 1 @ 512 6 @ 3000 7 @ 512 9 
@ 3000 6 @ 1000 
DUE TO THERMAL EXPANS IONS WH I CH ALLOWED 5 @ 2000 14 @ 1000 1 @ 1
000 9 @ 2000 
MOISTURE TO ENTER THE PACKAGE. 7 @ 2000 14 @ 20
00 6 @ 3000 
LOW VTH AND HIGH lOSS, Q4-QS-Q6/ 5 @ 1 10 @ 1 9 @ 1 5 @ 1 4 @ 1 
1 @ 1 
CATION ORI FT I 1 @ 2 2 @ 2 
1 @ 2 1 @ 2 
1 @ 16 3 @ 4 
2 @ 8 
1 @ 16 
HIGH VTH. Ql-Q2/SLOW TRAPPING 1 @ 128 1 @ 128 6 @ 256 
TOTAL NUMBER OF FAILED PARTS 35 37 
. 21 35 30 34 
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TABLE 5. TEST SUMMARY - LOT B 
VOLTS NO·tN FAIL CUMULATIVE NO. OF FAILURES AT HOURS OF TEST 
, 
l 
~ 
Vdc TES ~10DE 1 2 14 8 16 32 64 12g'!t.. 256 512 1000 
15 35 S.I12- 4 5 6 6 7 7 7 8 8 8 
OTHEI4- 1 2 2 2 2 4 4 5 6 6 
TOTAL 5 7 8 8 9 11 1 1 13 14 14 
10 35 S. I . 1 1 1 1 2 3 4 7 7 8 
OTHER 0 0 0 2 2 2 3 3 3 3 
TOTAL 1 1 1 3 4 5 7 10 10 11 
5 35 S. I. 1 1 1 1 1 2 3 4 4 4 
OTHER 0 0 0 0 1 1 1 2 2 2 
TOTAL 1 1 1 1 2 3 4 6 6 6 
15 35 S. I. 3 3 3 3 3 3 4 5 7 8 
OTHER 1 1 1 1 1 2 ":! 4 4 4 
TOTAL 4 4 4 4 4 5 7 9 1 1 12 
10 35 S. I. 1 1 1 1 1 1 2 2 2 2 
OTHER 2 4 5 6 7 7 7 w 1 1 1 1 
TOTAL 3 5 6 7 8 8 9 ' 12 13 13 
15 35 S. I. 6 7 7 7 7 7 7 7 7 9 
OTHER 0 1 1 1 1 2 2 3 3 4 
TOTAL 6 8 8 8 8 9 9 10 10 13 
- -- ... --~----- - -- .- - -
ALL DEVICES ARE 4007, CMOS-DUAL COMPLEMENTARY PAIR PLUS INVERTER 
S.I. - SURFACE INSTABILITY 
INCLUDES ALL NON-SURFACE RELATED FAILURES. 
TEST TIME FOR CELLS 100, 201 & 301 IS 200 HOURS. 
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TABLE 6. FAILURE MODE/MECHANISM SUMMARY - LOT B 
QUANTITY OF FAILURES AND TIME OF FAILURES (HOURS) BY TEST CELL 
2S0·C 22S·C 200·C 
15V 10'.1 SV 15V 10V 15V 
fA! LURE MODE/FAILURE MECHAN I SH 101 201 301 102 2
02 103 
WIRE-TO-DIE SHORT/WIRE SAG PLUS AI-Si I @ I I @ 8 I @ 16 I i!l 1 
1 @ 1 1 @ 2 
ALLOYING 1 @ 2 1 @ 3000 1 @ 1000 
1 @ 2 I @ 32 
1 @ 32 1 @ 4 
1 @ 128 1 @ 8 1 @ 16 
HIGH VDS(ON). Q4 (N-CHAN) AND/OR Ql 1 @ 32 I il 8 I @ 128 I @ 32 I @ 1
 I @ 128 
(P-CHAN)/INCREASE IN THE SOURCE OHMIC I @ 256 I @ 64 I @ 4000 I @ 64 3 @ 128 
I @ 512 
CONTACT RESISTANCE I @
 128 I @ 2S6 
OPEN PIN/LIFTED BONO DUE TO KIRKENDALL I @ 1000 
I 
VOIDING IN AuAI2 1 @ 2000 
I 
LOW VTH AND HIGH lOSS. Q4-Q6/ CATION :1. @ 1 I @ I I @ I 2 @ 1 I @ 1 
6 @ 1 I 
DRIfT I 1 @ 128 
I 
HIGH IDSS. Q4-Q6/CATION DRIFT II 1 @ 1 I @ 16 I @ 32 I @ I 1 @ 64 
1 @ 2 
\ @ 2 \ @ 32 I @ 64 1 @ 64 1 @ 2000 2 @ 511 
1 @ 4 \ @ 64 I @ 128 
I \ @ \6 I @ 1000 
\ @ 128 
DEGRADED P-WELL JUNCTION AND CR7-8/ \ @ 2000 
R3/ION MIGRATION 
DRAIN-SOURCE PUNCH-THROUGH. QI-Q2 OR 1 E! I 2 @ 2000 I @ 1000 I @ 128 
DEGRADED Q3 DRAIN JUNCTION/ION 1 @ 256 I MIGRATION 
2 @ 2000 I 
HIGH VDS(OH~' QI-Q2/VTH INCREASE DUE TO 2 @ 4000 2 @ 128 I @ 1000 I @ 256 
SLOW TRAPP I IG (ALSO DUE IN PART TO I @ 512 1 @ 512 
2 @ 4000 
I 
CATEGORY 3 MECHANISM) 1 @ 1000 2 @ 1000 1 @ 4000 1 @ 2000 I 
1 @ 4000 I 
OPEN PIN/ACCIDENTAL LEAD DAMAGE 
1 iii 2 i 
OPEN PINS/ALUMINUM ELECTROMIGRATION 1 @ 2000 
TOTAL NUMBER OF FAILED PARTS 17 19 11 
16 14 17 ! 
- --
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-' 
,~:...~....u"-~--""'-"-~-'-"'"~:"""'~"",,~~C~~~""'_":;"';"""""""-""""'S:L~_""''''''''~;...,.c,.:.-.;... ..... ~ __ •. ~._~_~ ... _,~......:...~-.......~ 
......... ~ ...... ~.~~-~--....'"""""'--.-..........-..--..,-------------~ 
iI-
--,,~ ~_r 
.--/----. 
~ 
;1 
j 
... 
.., 
,..............,~~--; 
----1 
I 
~"C~1 
~. j 
I 
I' 
! 
(I 
,I 
>(: 
If.! f II Iii 
Iii ~ 
i( 
I 
l~ 
['.:: ,...."'~. ': 
['''' , 
.,-,( 
,-'""'"";" ... ~~.-,--~"",~-""",.~~""",-",~"<,~,--"""-",,,,,,~--, 
TABLE 7. SURFACE RELATED FAILURES - LOT A & B 
CELL TEMP VOLTS NO. ON FAil CUMULATIVE NO. OF FAilURES AT HOURS OF T
EST 
TEST f}.. NO 
\0\ 
201 
301 
N 
V1 
102 
202 
103 
-
°c 
250 
. 250 
250 
225 
225 
200 
!J.. 
h.. 
f.L 
A. 
Vdc MECH 1 2 4 8 16 32 64 128 256 512 
15 46 ION DRIF"J4. 8 10 11 11 12 12 12 13 13 13 MIGRATIO~ 1 1 1 1 1 1 1 1 1 1 
Slo\~ HOl . 0 0 0 0 0 0 0 1 7 7 
TOTAL 9 11 12 12 13 13 13 15 21 21 
10 42 ION DRIFT 11 11 11 11 12 13 14 15 15 15 
MIGRATION 0 0 0 0 0 0 0 0 0 0 
SLOW HOLE 0 0 0 0 0 0 0 2 2 3 
TOTAL 11 1 J 11 11 12 13 14 17 17 18 
5 59 ION DRIFT 10 10 10 10 10 11 12 13 13 13 
MI GRATtON 0 0 0 0 0 ~ I 0 0 0 0 SLOW HOLE 0 0 0 0 0 0 0 0 0 
TOTAL 10 10 10 10 10 11 12 13 13 13 
15 45 ION DRI FT 8 10 10 10 11 11 12 12 12 12 
MIGRATION 0 0 0 0 0 0 0 1 2 2 
SLOW HOLE 0 0 0 0 0 0 0 1 2 3 
TOTAL 8 10 10 10 11 11 12 14 16 17 
10 39· ION DRIFT 5 6 6 6 6 6 7 7 7 7 
MIGRATION 0 0 0 0 0 0 0 0 0 0 
SLOW HOLE 0 0 0 0 0 0 0 0 0 0 
TOTAL 5 6 6 6 6 6 7 7 7 7 
. 
15 45 ION DRI FT 7 9 12 14 15 15 15 15 15 17 
MIGRATION 0 0 0 0 0 0 0 0 0 0 
SLOW HOLE 0 0 0 0 0 0 0 0 0 0 
TOTAL 7 9 12 14 15 15 15 15 15 17 
NO. ON TEST IS TOTAL DEVICES PLACED ON TEST MINUS ALL NON-SURFACE RELATED FAILURES. 
ION DRIFT .. : CATt'ON DRIFT I & II (FAILURE CATEGORIES 5 & 6) 
MIGRATION - ION MIGRATION (FAILURE CATEGORIES 8 & 9) 
SLOW HOLE a SLOW HOLE TRAPPING (FAILURE CATEGORY 7) 
~~~,~ ........ ,;,-.... .- ""''''--'~-~'~£~'''-''''''~''''.''''''':'''-''''~~~~ -.~ .. ,~. _. ~""""_"""_b~."",---,-"_· _~._ .•. _ .:...:o~~_. __ 
1000 
13 
1 
7 
21 
15 
0 
4 
19 
14 
1 
1 
16 
12 
2 
5 
19 
7 
0 
0 
7 
17 
0 
0 
17 
2000 
13 
1 
7 
21 
15 
3 
4 
22 
14 
1 
1 
16 
12 . 
2 
6 
20 
8 
0 
0 
8 
17 
0 
2 
19 
.-~.-".-.. -~--...~ - ... ----._R ... ~......c..~~ 
3000 
13 
1 
7 
21 
15 
3 
4 
22 
14 
1 
1 
16 
12 
2 
6 
20 
8 
0 
0 
8 
17 
0 
2 
19 
4000 
13 
I 
9 
23 
15 
3 
5 I 
23 I 
, 
14 I 
1 . ! 
1 i 
16 
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A combined summary of all failure modes/mechanisms observed during the 
prograrn is shown in Table 8. Except for the Lot A cracked packages, the failure 
modes/mechanisms in Lot A and Lot B were similar. There were approximately the 
same number of wire-to-die shorts, and surface related defects in Lot A and Lot 
B. Examination of the number of failures in subcategories of surface related 
mechanisms indicates cation drift in Si02, and slow hole trapping at Si/Si02 
interfaces were observed in both Lot A and Lot B devices. However, surface ion 
migration and bulk silicon defects were only observed in Lot B devices. The 
occurrence of package cracks may have masked the ion migration and bulk silicon 
problems in Lot A devices. Examination of the data in Table 7 also shows that 
most of the cation drift failures occurred early in the test, while the ion 
migration and slow hole trapping type failures did not occur until later in the 
test, suggesting the possibility of two distinct failure distributions. 
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TABLE 8. COMBINED FAILURE MODE/MECHANISM SUMMARY 
NO. OF FAILURES 
FAILURE MODE/MECHANISM TOTAL 
LOT A LOT B NO. % 
I 
SURFACE EFFECTS 54 58 112 39.2 
0 CATION DRIFT 46 33 79 27.6 
0 ION MIGRATION 0 7 7 2.5 
0 SLOW HOLE TRAPPING 8 18 26 9.1 
CRACKED PACKAGES 121 0 121 42.3 
WIRE-TO-DIE SHORTS " 17 16 33 11.5 
BULK SILICON & OTHER DEFECTS 0 20 20 7.0 
TOTAL 192 94 286 100.0% 
I 
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6.0 ANALYSIS OF LIFE TEST DATA 
In-depth statistical analyses of the failure data derived from the Lot A 
and Lot B accelerated life tests were performed to describe the 4007 life 
characteristics as a function of both temperature and voltage. The basic fail-
ure data was previously presented in Table 7, and is l1mited to only surface 
related failures. Failures due to package cracks, wire-to-die shorts, bulk 
silicon defects and test errors are not voltage dependent, and were excluded 
from an analysis of voltage stress effects. Analysis of the surface related 
failure data included a determination of: a) the distribution of failure times 
at each temperature/voltage condition, b) Arrhenius reaction rate model parame-
ters for device aging characteristics as a function of temperature, but at a 
fixed voltage, c) Eyring reaction rate model parameters for device aging 
characteristics as a fUnction of temperature and voltage, and d) device failure 
rates at 125°C and 50°C as a function of voltage, both with and without burn-in. 
6.1 Failure Distributions 
Analysis of the cumulative percentage failures observed at each test inter-
val, using the techniques previously developed by the Bell Telephone Laboratories 
[2, 5J, resulted in insufficient failure time resolution to accurately determine 
the distribution of failure times. Consequently, a failed parameter interpola-
tion technique was used to estimate an exact failure time for each failed 
device. This technique is illustrated in Figure 9, and consists of fitting an 
equation to values of the failed parameter at test intervals prior to and 
including the test interval that the failed value was observed. The resulting 
equation is then used to calculate an operating time at which the failed param-
eter was equal to the specified end-point limit. Failed parameters, specifica-
tion limits, and the end-point limits used to interpolate failure times are 
shown in Table 9. In order to combine Lot A and Lot B data in a consistent 
fashion, it was necessary to use the same end-point limits for each failed 
parameter that was observed in both Lot A and Lot B. Devices that exhibited 
out-r ~·tolerance device current (ISS) presented no problem, since the parameter 
limits and measurement conditions were identical for Lot A and Lot B. However, 
the Lot A IIV031t output voltage and Lot B IIVDD - VOH3 11 output voltage have dif-
ferent end-point limits although they are equivalent parameters, and are 
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FIGURE 9. EXAMPLE OF FAILURE TIME INTERPOLATION 
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TABLE 9. FAILURE CRITERIA FOR PARAMETER INTERPOLATION 
LOT NO. PARAMETER 
SPECIFICATION ANALYSIS 
LIMIT LIMIT 
A & B ISS 50 nA max 50 nA max 
A V03 10 mV max 10 mV 
max 
B VDD - VOH3 50 mV 
max 10 mV max 
A VOH1 3.6 Vdc min 
IW TH .::.0.36 
B VOH2 4.0 Vdc 
min 4.0 Vdc min 
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measured in an identical fashion. Consequently, the Lot B "VOO - VOH3" parameter 
limit was changed from 50 mV maximum to the Lot A IV03" parameter limit of 10 mV 
maximum to permit consistent interpolation of failure times for both Lot A and 
Lot B devices. The Lot A "VOH1" and Lot B "VOHil are also comparable parameters, 
but were measured under different test conditions, and had different end-point 
limits. Since both Lot A "VOH1" and Lot B "VOH2" failures were due to threshold 
voltage shifts (lWTH), a llVTH limit was established for the Lot A "VOHl" failures. 
The established limit of 0.36 Vdc is equal to the average llVTH observed in Lot 
B "VOHi' failures. 
Once exact failure times were interpolated for each failed device, the 
nature of the failure distribution at each temperature/voltage condition was 
examined. Plots of cumulative percentage failures on a normal probability scale 
versus log failure time resulted in "5" shaped curves, indicating bimodal failure 
distributions. Evaluation of these distributions indicated that the bimodal 
cumulative distribution function (Cdf {life}) could be represented by two log-
normal distributions, a "freak" and a "main", as follows: 
where: 
%F = the percentage of the total population that is described by the 
"freak" distribution 
%M = the percentage of the total population that is described by the 
"main" distribution 
Cdf {l ife} = 1 
wnere: 
~ = loge (median life) 
a = standard deviation of loge (life) 
t = use time 
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A first order approximation of numerical values for IIfreak ll and II ma in ll percent-
ages, median lifetimes and standard deviations was obtained using the graphical 
technique described by Peck [5J. Using the parameter values obtained from the 
graphical solution as a starting point, a computer aided technique was used to 
iterate the unknowns in equations (1) and (2) until the calculated probability 
at each test time closely compared to the observed cumulative percentage failure. 
The iteration process was considered complete when both the sum of the differ-
ences between the calculated and observed probability, and the maximum differ-
ence between the cal cul ated and observed probabil ity at any time was mi nimi zed. 
The results of these analyses are shown in Figures 10 and 11. The plotted 
data points represent the interpolated failure time for each failed device. 
The solid IISI1 shaped curves represent solutions to equation (1) using the 
median life times, standard deviations and percentages for the IIfreak ll and 
II main ll lognormal distributions represented by the straight line plots. As can 
be seen from the plots for each combination of temperature and voltage, the 
calculated IISII shaped curves representing the Cdf {life} for the combined 
"freak" and "main" lognormal distributions provide a reasonable representation 
of the interpolated failure data. Also, by combining Lot A and Lot B failure 
data, and interpolating failure times, "freak ll and "main" distribution parameters 
could be determined for all but one of the test conditions. Insufficient data 
was available to determine a median life and standard deviation for the Ilmain" 
distribution at the 225°C, 10 Vdc condition. 
A summary of the calculated failure distribution parameters is shown in 
Table 10. Statistical tests of significance [6J using these parameters indi-
cated the following: 
o median lifetimes of the Ilfreak" and "main" distributions are related 
to temperature, but the standard deviations are independent of tempera-
ture 
o median lifetimes and standard deviations of the "main" distribution are 
related to voltage 
o median lifetimes and standard deviations of the IIfreak" distribution 
are not dependent upon voltage (this unexpected result is discussed in 
the fo 11 owi ng text) 
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TABLE 10. SUMMARY OF FAILURE DISTRIBUTION PARAMETERS 
i 
~ 
w 
CJ1 
CELL 
NO. 
101 
201 
301 
102 
202 
103 
--
TEMP. 
°c 
250 
250 
250 
225 
225 
200 
VOLTS PERCENT 
Vdc FREAK % 
15 26 
10 27 
5 19 
15 26 
10 15 
15 35 
.-t< ...... ~~.'"-~~: __ - ~-~·-..i,;; .... ~ ___ ,~.....:.....'-~.~."~.., ____ ........... ~-'.......:-:.....'z~_~.:... __ ~_ .; .. ~ .... ~!>I_. __ . __ .. 
MEDIAN LIFE - HRS 
FREAK MAIN 
0.61 2,600 
0.23 5,190 
0.21 39.504 
0.44 4,412 
0.93 -
1.20 J 23,619 
--
--
STANDARD DEVIATION 
FREAK MAIN 
0.90 1.9 
0.79 3.2 
0.75 3.4 
1. 50 2.4 
0.93 -
1. 30 2.3 
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o the range of percentage "freaks" observed in each life test is due to 
sampling variations 
Based on the preceeding observations, the following parameters were cal-
culated for use in subsequent analyses: 
o average percent of "freak" devices in the overall test population = 
24.6% 
0 pooled standard deviations (erp) [7] of: 
erp for "freak" distributions 
erp for "main" 15 volt distributions 
erp for "main" 10 volt distributions 
= 
= 
= 
1.50 
2.16 
3.15 
erp for "main" 5 volt distributions = 3.41 
The use of an average value of percentage "freaks" in the test population and 
constant standard deviation as a function of temperature is in agreement with 
prior test observations and assumptions [1, 2J. The generally increasing 
standard deviation of the "main" distribution with decreasing voltage has been 
observed in Jther accelerated test evaluations (RADC Contract F30602-73-C-0140) , 
but the physical basis for this effect is not well understood. The lack of a 
"freak 'l median lifetime voltage dependence is also not well understood, and was 
unexpected since almost all of the "freak" population failures were due to 
cation drift through gate oxides. Applied voltage is required to drift the 
contaminate ions through the oxide to the Si02/Si interface, and the time 
required for this process to result in device failure is expected to be dependent 
upon the magnitude of the applied voltage [7J. An explanation for the apparent 
lack of voltage dependence may be that the interpolated failure times between 
zero and one hour were not accurate estimates of the actual failure times. 
Almost all of the "freak" failures were observed at the one (1) hour measurement 
point, providing little information about the shape of the failed parameter ver-
sus time curve. Thus, the calculated failure times were based on a linear inter-
polation between zero and one hour. However, there is no guarantee that a linear 
curve shape accurately represents the behavior of the failed devices. Life 
tests at test temperatures below 200°C may provide better resolution of device 
failure times, and greater visibility of voltage effects that may exist. 
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An examination of the types of failures that comprise the "freak" and Ilmain" 
distributions indicates that the "freak" distributions are almost exclusively 
due to Type I cation drift failures as described in Appendix C for failure cate-
gory 5. The "main" distributions result from a combination of primarily slow 
hole trapping failures (Appendix C, failure category 7) and Cation Drift II 
type failures (Appendix C, failure category 6). The total number of each type 
failure mechanism observed in the IIfreak" and II ma in" distributions is shown in 
Table 11. 
6.2 Microcircuit Aging Characteristics 
Using the median life data derived for the IIfreak ll and "main ll failure dis-
tributions at each test condition, the applicability of the Arrhenius and Eyring 
reaction rate models [4] for describing device aging characteristics was exam-
ined. 
6.2.1 Arrhenius Model - The Arrhenius model describes device lifetime as a 
function of temperature at a fixed voltage, and may be expressed as follows: 
t 50% = [ EA ] A exp k Temp 
where: 
t 50% - device median life at temperature 
A 
-
a constant 
EA - apparent activation energy in electron volts 
k 
-
Boltzmann1s constant = 8.617 X 10-5 eV/K 
Temp 
-
absolute junction temperature 
(3) 
Evaluation of the Arrhenius model using the median life data derived from 
the matrix of accelerated life tests results in the Arrhenius plots shown in 
Figure 12. The temperature scale for the plots is a linear function of 11K 
Temp and the time scale is log (time). Thus, a plot of the Arrhenius equation 
: _ will appear as a straight line, since 
(4) 
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TABLE 11. RELATI ONSH I P OF FAI LURE ME CHAN I SM 
TO FAILURE DISTRIBUTIONS 
NO. OF FAILED DEVICES 
FAILURE MECHANISM FREAK MAIN 
DISTRIBUTION DISTRIBUTION 
CATION DRIFT I 59 1 
CATION DRIFT II 6 13 
SURFACE ION MIGRATION 1 6 
SLOW HOLE TRAPPING 0 26 
TOTAL 66 46 
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Also shown in Figure 12 is an isometric graph constructed by superimposing the 
derived probability density functions over the Arrhenius plots. The density 
functions are based on the average percentages and pooled standard deviations 
for the "freak" and "ma in" distributions shown earlier in paragraph 6.1. 
Examination of the Arrhenius plot in Figure 12 indicates that the Arrhenius 
model provides a reasonable description of the "freak" distribution median life 
and the 15 volt "ma in" distribution median life as a function of temperature. 
However, there is no significant difference in the observed "freak" median 
lifetimes for the different voltage conditions. Consequently, the Arrhenius 
line shown for the "freak" distribution represent the result of a regression 
analysis using all of the "freak" median lifetimes. The regression analysis 
yielded the following values for the unknowns'A and EA in the Arrhenius model: 
FREAK DISTRIBUTION MAIN DISTRIBUTION 
A = 2.66 X 10-6 A = 1.57 X 10-6 
EA = 0.52 eV EA = 0.99 eV 
6.2.2 Eyring Model - The Eyring reaction rate model describes device lifetimes 
as a function of both temperature and voltage, and may be expressed as [4J: 
t 50% = 
Gh ~ ETA f(V) .[ C + k T~mp J~ (5) Temp exp k Temp 
where: 
t 50% - device median life at temperature 
G, C, and D are positive constants 
ETA - activation energy in electron volts 
f(V) 
-
some function of bias voltage 
k 
-
Boltzmann1s constant = 8.617 X 10-5 eV/K 
h 
-
Planck1s constant = 1.149 X 10-18 eV hr 
Temp 
-
absolute junction temperature 
The first step in evaluating the unknowns in equation (5) is to determine the 
form of the f(V) function. A plot of loge (t50%) as a function of voltage, but 
at a fixed temperature, provides a means for examining the shape of f(V) since, 
(6) 
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and at fixed temperature, 
loge (t50%) = a - b f(V) 
where: 
a and b are constants 
(7) 
Thus, an f(V) function equal to V will appear as a straight line, and other 
functions can be evaluated using curve fitting techniques. A plot of the 250°C 
median life data as a function of voltage is shown in Figure 13, and a straight 
line is a reasonable fit to the observed data. Other forms of f(V) could also 
be used to represent the data. For example, f (V) = t, and f(V) = loge (V) are 
both good representations of the observed 250°C data. However, the small num-
ber of device failures observed in the "main" distribution results in a large 
uncertainty about the values of calculated median lifetimes, and selection of 
one function over the other becomes a matter of engineering judgement at this 
point in the analysis. The f(V) = V function was selected after the following 
examination of the Eyring model behavior with these functions: 
o At a small value of voltage, the l/V function results in a large nega-
tive term in the exponent of equation (5), or the equivalent of a nega-
tive activation energy. Thus, the l/V function was rejected on the 
basis that a negative activation energy can not physically exist. 
o The f(V) = loge (V) function has no effect on the apparent activation 
energy, since a "loge" term in the exponent of equation (5) becomes a 
pre-exponential term (i.e., exp [loge(x)] = X). Prior studies at 
McDonnell Douglas (RADC Contract F30602-73-C-0140) had suggested an 
increase in apparent activation energy with decreasing voltage. Also, 
as discussed later, the correct form of the Eyring model was not 
obtained from a multiple linear regression analysis of (6) with f(V) = 
10ge(V). Consequently, the 10ge(V) function was rejected. 
o The f(V) = V function results in an increased apparent activation 
energy with decreasing voltage, and at 2ero volts the median life is a 
result of only nonvoltage dependent failure mechanisms. Since all of 
the failure mechanisms used to determine the Ilmain" distribution mE)dian 
lifetimes were attributed to voltage dependent mechanisms, it would be 
expected that the the median lifetimes calculated from equation (5) 
would approach infinity as V approaches zero. Examination of the 
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previous plot of loge (t50%) versus V in Figure 13 indicates a median 
life of approximately 105 hours at the 250°C, zero volt condition. 
Insufficient data exists to support or refute a 250°C storage life of 
this magnitude, but on the basis of the observed failure mechanisms, 
105 hours is felt ta be a conservative estimate of the median life at 
zero volts. Nevertheless, the f(V) = V function appears reasonable 
in the normal operating range of 5 to 15 volts, and was used in subse-
quent evaluations of the Eyring model parameters. 
Having selected the form of the f(V) function, the next step in the evalu-
ation would be a determination of the constants C and D in equation (5). These 
constants could be determined directly from derivatives of (6) with respect to 
voltage, at two temperatures. 
d [loge (t50%)J 
dV Temp = const. 
D 
= -V [C + k Temp] (8) 
Simultaneous solutions of (8) at 250°C and 225°C will yield values for C and D. 
Although the slope of the loge (t50%) versus V function (d [lOa~ (t50%)J ) is 
known at 250°C, the lack of a 225°C, 10 volt median life precludes estimating 
a slope value at 225°C. A multiple linear regression analysis solution of (6) 
was also not obtainable without an estimate of the 225°C, 10 volt median life. 
However, a correct form of the Eyring model was obtained from a multiple linear 
regression analysis of (6) with values of 225°C, 10 volt median lifetimes 
between 24,000 and 27,000 hours. For these values of median lifetimes, all of 
the unknowns are positive numbers as required. The value for the constant D is 
also greater than C which satisfies the condition that the activation energy be 
greater than the entropy associated with the process [8J. An iterative tech-
nique was then used to determine a value for the missing 225°C, 10 volt median 
life data point that minimized the difference between the calculated median life 
and the assumed medi an 1 ife at the 225°C, 10 vol t conditi on. In thi s manner a 
26,100 hour estimate of the median life at 225°C and 10 volts was established. 
The corresponding estimates of the Eyring model unknowns were determined from a 
regression analysis solution of (6) to be: 
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ETA = 1. 18 eV 
G = 2.26 X 1010 
C = 3.91 X 10-3 
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Plots of the Eyring equation evaluated at 15, 10 and 5 volts are shown in 
Figure 14. These plots indicate that the derived Eyring model provides a 
reasonable representation of the aging characteristics observed for the II ma in
ll 
device population. An isometric graph of the Eyring function and the failure 
density functions is also shown in Figure 14, and illustrates the change in 
standard deviation of the failure distributions with applied voltage. 
6.3 Failure Rates 
As a final step in the analysis of the life test data, device failure 
rates were calculated at junction temperatures of 125°C and 50°C based on the 
failure distribution parameters and acceleration factors previously derived. 
At a given temperature the instantaneous failure rate (A(t)) for devices whose 
lifetimes are lognormally distributed is defined as [9]: 
1 exp ( loge (t) -].I) 2 - 2/ 
A(t) t cr I27f (9) = 
- pl2} dt' 1 foo 1. {exp loge (t-') 
12''/f t t-' 2i cr 
where: 
].I = loge (median life) 
cr = the standard deviation 
For a bimodal distribution consisting of two lognormal failure rates, the total 
failure rate is: 
}..(t)Total = {A(t)Freak} (% Freak) + {A(t)Main} (% Main) (10) 
Using the median lifetimes~ standard deviations and Arrhenius/Eyring model 
parameters previously defined, failure rates can be computed as a function of 
time. The results of a computer-aided solution of equations (9) and (10) are 
presented in Figure 15 for 125°C and 50°C, median lifetimes and standard 
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deviations. These results indicate that the nonvoltage dependent "freak" 
distribution failure rate is the predominant factor in the total failure rate 
during the first 105 hours of use time, and that virtually no failure rate 
improvement will result from reduced voltage operation during this time period. 
However, use of a high temperature burn-in to eliminate the "freak'! population 
of devices results in failure rates determined only by the voltage dependent 
"main" distribution as shown in Figure 16. After elimination of the "freak" 
population, operation at reduced voltage does result in improved failure rates. 
An order of magnitude improvement in failure rate is indicated by reducing the 
operating voltage from 15 volts to 5 volts. 
The burn-in time required to remove a percentage of the "freak" population 
is shown in Figure 17 for several ambient temperatures. Although a 100% proba-
bility of complete "freak" removal cannot be achieved in reasonable time, it is 
sufficient to assume complete "freak" removal at th~- 99.9% point indicated in 
Figure 17. Based on this assumption, a 30 hour burn-in at 250°C would consti-
tute complete removal of the "freak" population. 
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7.0 CONCLUSIONS & RECOMMENDATIONS 
The evaluation of voltage stress effects upon microcircuit failure rates 
has shown that voltage stress has a definite effect upon failure rates resulting 
from certain types of surface related failure mechanisms. At 50°C, a reduction 
of applied voltage from 15 volts to 5 volts results in approximately one order 
of magnitude improvement in "main" distribution fai'lure rates due to slow hole 
trapping and cation drift failure mechanisms. Failure rates due to a different 
type of cation drift observed in the "freak" distribution of failures did not 
exhibit this voltage dependence. However, the lack of voltage dependence is 
not conclusive due to the rapid occurrence of failures during the first hour at 
the accelerated test temperatures. Almost all of the "freak" distribution 
failures occurred between the zero and one hour measurement points, which pre-
cluded an accurate interpolation of actual device failure times. 
The Arrhenius reaction rate model provided a good representation of 
device aging as a function of temperature for both the "freak" and "main" dis-
tributions. An Arrhenius model apparent activation energy of 0.52 eV was cal-
culated for the "freak" distribution, and apparent activation energies of 0.99 eV 
to 1.12 eV were calculated for "main" distributions at voltage conditions between 
15 volts and 5 volts, respectively. 
The Eyring model appeared to provide a reasonable description of the "main" 
distribution aging characteristics as a function of both temperature and voltage. 
However, the lack of a median life point, due to insufficient failure data, at 
an important/temperature voltage combination, hampered a rigorous evaluation of 
all the Eyring model parameters. The small number of "main" distribution 
failures at all the life test conditions also hampered a rigorous determination 
of the exact nature of the median life versus voltage function. Nevertheless, 
sufficient information was derived from the matrix of six accelerated life tests 
to formulate an Eyring model that should provide a reasonable characterization 
of device aging as a function of temperature and voltages between 5 and 15 volts. 
This study has provided valuable insights into the nature of voltage stress 
effects on microcircuit failure rates. Additional investigations are necessary 
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to more fully characterize the observed effects in terms of an Eyring reaction 
rate model, and to evaluate the applicability of the model for a range of device 
types. It is recommended that additional studies be performed with other CMOS 
and linear device types from sevel"al manufacturers. The matrix of accelerated 
life tests should also be expanded to include a broader temperature range (125°C 
to 250°C), and at least three voltage conditions at two of the test temperatures. 
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APPENDIX A 
ELECTRICAL TEST CONDITIONS 
TABLE Al - LOT A 
TABLE A2 - LOT B 
Al 
, 
" 
[~~'_ .• _.-; ~~m·.,,·. __ ~ •. _., _ 
"... " t,~-·, 
go ~~ 
~I$ !~ 
I! 
» 
tv 
.. 
n-. 
IlL 
"L 
'Il 
l,N 
I'N 
1111 
YOLI 
'OLI 
'OLI 
'OU 
'01.2 
'~l2 
'Oltl 
'Oltl 
'Oltl 
'0N2 
'0It2 
'OHZ 
'OJ 
'OJ 
'OJ 
'. '06 
'06 
ISS 
ISS 
IIll-
ITD-S8] TEST NO. IETHOD 
3O~ I 
~ 2 
300' J 
3010 ~ 
3010 5 
3010 6 
3007 7 
)1107 8 
]007 , 
)007 10 
]007 11 
]007 12 
3006 13 
]006 110 
)006 15 
]006 16 
)006 17 
300' 18 
]006 I, 
]006 20 
]00' 21 
]00' 21 
]00' 2, 
3006 30 
)DOS 31 
3005 J2 
1ICIT15: 
TABLE Al. ELECTRICAL TEST CONDITIONS - LOT A 
TEIIlOIN"l COfIDITIONS (PINS NOTDESICNATED ARE OPENl (SEE NOTE Cl 
1 2 ] , 
2 .. V 20S 2A 2bS 
(51 15V tND I0Il0 
(5) 15V GND I0Il0 
(5) 15v GND GND 
(5) &NO tND -15v 
(5) GIlD GNO -ISY 
(5) GND GND -15V 
(5) S.OV GND GIlD 
(SIll. S.OV 4.5V GIlD 
(5) 5.DV I0Il0 GilD 
(5) 15V GND GIlD 
(5) 15V 1'.5' GIlD 
(5) 15V CillO 
(5) 5.0V GHD 
(5)1 5.0V O.sY 
(5) 
(5) 
(5) 
(5) 
(5) 
(5) 
(5) 
(5) 
(5) 
(5) 
(5) 
(5) 
A. 
I. 
c. 
I. 
I. 
,. 
5.0V GND 
ISY GND 
IsY O.SV 
IS' 'NO 
S.D' GIlD 
5.0V c 
5.OV GIlD 
5.OV GIlD 
S.DV , 
5.0V GIlD 
'5V GND 
15V ISV 
10l • '00"" 
'DH • -0.75'" 
"J • I.IV 
',10 • 2.71 
"S • 2.0V 
'I' • l.8v 
GIlD 
GIlD 
GIlD 
GIlD 
GIlD 
GIlD 
GIlD 
GIlD 
GIlD 
GIlD 
GIlD 
'liD 
GIlD 
GND 
GIlD 
5 6 
2bY IA 
(II I0Il0 
(I) I0Il0 
(I) GND 
(I) GNO 
(I) GIlD 
(1) ClIO 
(I) '.SY 
(11 GIlD 
(1) GIlD 
(I) 14.SY 
(11 GIlD 
(I) GIlD 
(II O.SY 
(I) GNlI 
(I) ClIO 
(I) O.SY 
(I) GIlD 
(I) GIlD 
(I) C 
(I) GIlD 
(1) GIlD 
(I) f 
(I) GIlD 
(I) GIlD 
(I) GIlD 
(1) 
'5V 
7 8 , to II 12 
VSS IbY ]bS J,l loS 3Y 
GNO (131 GND GNO 15v 
GIlD (13) GND GND 15Y 
GIlD (lJ) GIlD GND ISY 
-15V (13) -15V I0Il0 GNO 
-15V (13) -15V GND I0Il0 
-15V (13) -15V • ClOD GIlD 
I0Il0 (131 GIlD GIlD 5.DV 
GilD (131 GIlD I0Il0 5.0V 
GIlD (13) '"0 4.5Y 5.0V A 
GNO (1]) GND I0Il0 15V 
GIlD (13) GIlD GIlD 15V 
GIlD (1)) GND llo.SY 15V 
GIlD (13) GNlI GIIlI 5.0V 
QeD (ll) GIlD ClIO S.DV 
GIlD (I) GIlD D.SY 5.OV I 
GIlD (13) GIlD GIlD ISY 
GIlD (13) GIlD GIlD ISV 
GIlD (Il) GIlD O.SV IS' 
'"" 
(Il) GIlD GIlD S.D' 
GIlD (ll) GIlD GND 5.0V 
GIlD (IJ) GIlD C S.OV 
GIlD (lJ) GIlD GIlD 5.0V 
GIlD (Il) GIlD GIlD 5.0V 
GIlD (13) GIll f 5.0V 
GIlD (1]) GIlD GIlD ISY 
GIlD (13) GIlD 15V 15V 
.- ----
I] 
loY 
(81 
(II 
(I) 
(I) 
(II 
(8) 
(8)11. 
(81 
(I) 
(8) 
(I) 
(I) 
(1)1 
(I) 
(6) 
(I) 
(I) 
(I) 
(I) 
(I) 
(I) 
(I) 
(I) 
(8) 
(I) 
(a) 
I. T.,.,"_,. In parenthe, •• ere connected together.~ Indicated by the Included ft .... r • 
•• • lUi" (.) donot •• doportu ... ,""" "385ID/05301 (NASA). 
I~ 
YDD 
ISV 
15v 
ISY 
GIlD 
GIlD 
GIlD 
S.ov 
S.DV 
5.0' 
15V 
IsY 
15V 
5.DV 
5.OV 
5.OV 
ISV 
IsY 
ISV 
S.OV 
5.0' 
S.OV 
5.OV 
S.D' 
5.OV 
ISV 
15V 
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TlST LI"ITS 
"EAS. TA • 2S·C TEIIM I N"l 
"III PIA' 
IA 10.0" 
2A 10.0" 
J,l 10.0" 
IA to VDO 10.0" 
2A to YDD 10.0· 
3A to VDD 10.0· 
I., 0.1t 
JaT 0 • .\ 
3T D • .\ 
loT to 
JaY ID 
3T 10 
I.T 3.' 
JaY J.' 
3T ).' 
'DO to I.Y 10 
'DO to 20Y 10 
VDD to 3T 10 
'DO to loT 10 
Voo to JaT 10 
Voo to 3T 10 
I.T 0.1 
2.Y 0.1 
3T 0.1 
VSS 50 
VSS 50 
UIIITS 
nA 
nA 
nil 
nil. 
nA 
nA 
'de 
Vile 
.de 
.Vdc 
..,1Ie 
.Vde 
Vde 
,de 
Vde 
.vde 
.Vde 
.Vdc 
oNde 
.Vde: 
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Vde 
nA 
nA 
.. ~-.-~ 
-I--~ 
, 
) , 
j 
j 
... 
"~) 
I 
J 
1 
>....,,-..... ~~-; 
~ 
.. ~. 
~ . 
I 
t , ' 
r: 
~ 
r , : 
1 
. , 
, ' 
) 
i .,~). 
,-- -- ,.-
--I 
,'. ~ ""'t •• , Tr 
TABLE A2. ELECTRICAL TEST CONDITIONS - LOT B 
TERMINAL CONDITIONS AND LIMITS 
MIL· CASE 
SYMBOL STD-a83 A,C,O I 2 3 4 5 6 7 8 9 
MEWOO TEST NO. 2aY 2as 2A Zbs ZbY IA VSS IbY 3bs 
VIC I (5) GNO (5) I rnA (13) 
(1'OS) 
VIC 2 GND 1 rnA 
(POS) 
VIC 3 GND 
(PDS) 
VIC 4 GND ·1 rnA GND 
GND 
(NEG) 
VIC 5 I rnA 
(NEG) 
VIC 6 
(NEG) 
~SS llO5 7 IS V GND GND 
ISS 30llS ! IS V 15 V IS V 
VOHl 3006 9 4.5 V GND VILI 
VOHI \0 10HI '-SV VILI GNO
 
VOHI 11 4.5 V GNO GIIO 
Va HZ 12 5.llV GNO VILI 
VOH2 13 IOH2 VILI 
GNO I 
VOHZ 14 GND 
GNO 
VOH3 IS GND VILI 
VOH3 16 VILI GND 
VO H3 17 GND 
GND 
VOH. 18 12.S V GND VILZ 
VOH• 19 12.S V VIL2 
GNO 
VOH4 20 I2.SV GND 
GNO 
VOLI 3007 21 5.5 V GND VIHI 
VOLI 2Z lOLl 5.SV '1IHI 
GNO 
VaLl 23 5.5 V GNO GND 
VOU 24 5.0 V GNO VIHl 
VOU 2S IOL2 VIHI GNO 
VOU 26 GNO GNO 
VOLl Z7 GND VIHl 
VOLl 28 VIHl GND 
VOLl 29 GilD GilD 
VOL4 311 12.5 V GNO VIH2 
VOL4 31 12.5 V VIH2 GN
D 
-
VOL4 3Z 12.5 V GNO 
GNO 
-
IIHI 33 IS V IS V 15 V 
IILl ll09 34 IS V GilD I GNO 
IIOTE5: 
It. PINS NOT OESIG~ATEp MAY Bt:: "HIGH" LEVEL LOGiC, "LOW" LEVEL LOGIC OR OPEN. 
L 10HI = ~.I mA AT 25°C 
Co 'OIiZ = ~75 rnA AT 25°C 
D. VlHl = 3JI V AT 2SoC 
Eo VIHZ = 9.5 V AT 25°C 
F.IOL! = 0.23mA AT 25°C 
G.IOU = GOO ~ A AT 2SoC 
I!. VILI = 1.1 V AT 25°C 
I. VILZ = z,a V AT ZSoC 
10 ! 11 
3A 3as 
GNO 
GND 
I IlIA GNO 
·1 rnA 
GND 15 V 
is V 15 V 
GND 4.5 V 
GND 4.S V 
VILI 4.5 V 
GHD SJlV 
GNO 
VILI 
GNO 
GND 
VILI 
GND I2.S Y 
GND 12.5 V 
VILZ 12.5 V 
GNO 5.5 V 
GNO 5.5 V 
VI HI 5.SV 
GNO 5.0 V 
GNO 
VIHI 
GNO 
GNO 
VIHI 
GilD 12.5 V 
GND 12.5 V 
VI H2 12.S V 
15 V 15 V 
GNO 15 V 
J. TERMINALS IN PARENTHESES ARE CONNECTED TOGETHER AS INDICATED BY WE INCLUDED /lUMBER. 
I<. ASTERISK r) DENOTES DEPARTURE FROM 11138510/115301 (REV. Al 
A3 
MEAS. 12 13 14 TERl,lINAL 3Y laY VOO 
(8) GNO IA 
GND 2A 
GND 3" 
IA 
ZA 
3A 
IS V 2bs,VSS,3bs" 
IS V 2bs,VSS,3bs* 
10HI ,"SV laf 
,"SV 2aY 
10~1 ,"SV 3Y 
10HZ 5.llV laY 
ZaY 
IOH2 3Y 
laY 
2aY 
3Y 
12.5 V laY 
lz.s V 2aY 
12.5 V lY 
lOLl 5.S V laY 
5.S V 2aY 
lOLl s.sV 3Y 
loU 5.0 V laY 
ZaY 
lOU 3Y 
laY 
ZaY 
3Y 
12.S V laY 
12.5 V 2aY 
12.5 V 3Y 
15 V ALL INPUTS 
TOGETHER 
15 V ALL INPUTS 
TOGETHER 
·~-C-· 
I 
LIMITS 
SUBGIIOUP I 
TA:= 25°C UNITS 
MIN MAX 
1.5 Vdc 
1.5 
1.5 
~ 
~ 
.jj 
·50 nA 
·50 nA 
z.s Vdc 
z.s 
2.S 
I :::.*, 
4.0* 
4.9S 
4.9S 
4.9S 
11.25 
11.25 
11.25 
Il.4 
D.4 
.D.4 
0.6* 
DoS' 
o.s. 
50 mVdc 
50 mVdc 
50 mVdc 
1.25 ;.~ 
1.25 Vdc 
1.25 Vdc 
10.0' nA 
'10.0' nA 
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APPENDIX B 
MICROCIRCUIT CONSTRUCTION ANALYSES 
CMOS 4007 - DUAL COMPLEMENTARY PAIR 
PLUS INVERTER 
APPENDIX B1 - LOT A 
APPENDIX B2 - LOT B 
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APPENDIX 81 - LOT A 
1. IDENTIFICATION 
a. Part Name: Dual Complementary Pair Plus Inverter 
b. Part Number: M38510/053-0l 
c. Date Code: None 
d. Package Type: Ceramic Dual In-Line with Metal Lid 
2. PACKAGE CONDITION 
a. Cracks, chips, etc.: No cracks or chips 
b. Hermeticity: Gross Leak acceptable. Fine leak 2.1 X 10-8 attm cc/sec 
3. PACKAGE CONSTRUCTION - Fi gure 81 
a. Material & Dimensions: Kovar and Glass, 1/4 X 3/4 inches 
b. Lid Sea 1 : So 1 der 
c. Lead Type, material and plating: Gold plated Kovar 
4. INTERNAL VISUAL 'EXAMINATION - Figure B2 
a. Contamination: Surface of die is relatively clean 
b. Metallization: Aluminum 
c. Pad Size: 13 - (square .0040"), = (hexagonal .0050" x .0040" x 
.0049") 
d. Surface Protection: Glassivation 
e. Chip mount: Eutectic 
f. Lead Frame: Gold Plated Kovar 
g. Wire: .001211 Aluminum 
h. Bond at chip: Figure B3 - Ultrasonic Bond 
i. Bond at post: Figure 84 ~ Ultrasonic Bond 
j. Chip dimension: .038" X .025'1 - Figure B5 
k. General condition: Good 
1) The geometry of the die is shown in Figure B6. 
5. SCHEMATIC DIAGRAM - Figure B7 
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5X 
FIGURE NO. 81 - EXTERNAL PACKAGE 
lOX 
FIGURE NO. B2 - INTERNAL CAVITY 
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491X 
FIGURE NO. B3 - BOND AT CHIP 
491X 
FIGURE NO. B4 - BOND AT POST 
B4 
85X 
FIGURE NO. B5 - DIE PHOTO 
110X 
FIGURE NO. B6 - CHIP GEOMETRY 
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APPENDIX B2 - LOT B 
1. IDENTIFICATION 
a. Part Name: Dual Complementary Pair Plus Inverter 
b. Part Number: M38510/05301 (MM4607AD CD4007AD) 
c. Date Code: 525 
d. Package Type: Dual In-Line Ceramic with Metal Lid 
2. PACKAGE CONDITION 
a. Cracks, chips, etc.: No cracks or chips. Solder splashes on lid later 
shown to have not affected interior. 
3. PACKAGE CONSTRUCTION - Figure 88 
a. Material & Dimensions: Ceramic with metal lid 1/411 x 3/4 11 
b. Lid Seal: Solder 
c. Lead Type, Material and Plating: Gold-Plated Kovar Leads Braze Welded 
to Package 
4. JNTERNAL VISUAL EXAMINATION - Figure B9 
a. 
b. 
c. 
d. 
e. 
f. 
g. 
h. 
i . 
j. 
k. 
Contamination: 
Meta 11 i zati on: 
Cavity reasonably clean 
Aluminum 
Pad Size: Square - 0.004 11 , Hex - 0.005" X 0.004" X .0049" 
Surface Protection: Glassivation 
Chip Mount: Eutectic 
Lead Frame: Gold Thin Film 
Wire: Aluminum - .0012 inch 
Bond at Chip: Al-Al Ultrasonic - Figure B10 and Bll 
Bond at Frame: Al-Au Ultrasonic - Figure B12 and B13 
Chip Dimension: 0.038 x 0.025 inch - Figure B14 
General Condition: 
1) The geometry of the die, Figure B15, is exactly the same as the 
geometry used in the fi rs t lot of devi ces. 
2) As was the case in the first lot of devices, this device has the 
problem of insufficient clearance between the interconnect wires and 
the edge of the die, Figure B16 and B17, due to 1) placement of the 
bond pads relatively close to the scribe area, 2) misplacement of 
the bond toward the scribe area (Figure B14), and 3) shallow angles 
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k. General Condition: (Continued) 
due to long lead length, low profile cavity ahJ the use of 
ultrasonically bonded aluminum wire. 
5. SCHEMATIC DIAGRA~1 - Figure 818 
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FIGURE NO. B8 - EXTERNAL PACKAGE 
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FIGURE NO. B9 - INTERNAL GEOMETRY 
B9 
.. " ' ( 
625X 
FIGURE NO. Bl0 - WIRE BOND AT THE CHIP (TYPICAL) 
1750X 
FIGURE NO. Bll - DIE PAD BOND 
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475X 
FIGURE NO. 612 - WIRE BOND AT LEAD FRAME (TYPICAL) 
625X 
FIGURE NO. B13 - WIRE BOND AT LEAD FRAME (NOT TYPICAL) 
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100X 
FIGURE NO. B14 - POOR WIRE TO SCRIBE AREA CLEARANCE 
475X 
FIGURE NO. B15 - INSUFFICIENT WIRE TO SCRIBE AREA CLEARANCE 
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105X 
FIGURE NO. B16 - PHOTOMICROGRAPH OF THE CHIP 
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FIGURE NO. B17 - CHIP GEOMETRY 
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1 .0 PROCEDURE 
All microcircuits that failed an electrical test during Step Stress or Life 
Test were analyzed to determine the particular failure mode, failure mechanism, 
and probable cause of failure. The general analysis procedure was as follows: 
1) All failures were retested separately on the automatic test set to 
verify the failure. 
2) All failed parameters were confirmed using a curve tracer. 
3) ihe failure was isolated to a specific junction or element to the 
extent possible via external pin-to-pin curve tracer measurements. 
4) The failures were classified into subgroups related to failure cate-
gories, on the basis of the analysis findings to this point. 
5) A representative sample of devices from each subgroup was subjected 
6) 
to detailed analysis, including as a minimum, external optical examina-
tion, delidding, internal optical and SEM examinations, die level 
probing, and chemical or metallurgical dissectioning. Die level 
probing of defective junctions or components included stripe severing 
to isolate the degradation to the exact responsible active, parasitic, 
or spurious element. After this, the specific approach varied depend-
ing on the nature of the degradation. If sufficient samples were 
available, surface instability related failures were sequentially 
baked, cleaned, or stripped of their passivating layers. Bulk related 
failures were chemically or metallurgically dissectioned. 
The remaining samples from each subgroup were subjected to the follow-
ing steps to confirm their initial classification and to obtain any 
additional information: 
a) Unpowered Bake - Each device was baked, then retested at 25°C. 
The exact time and temperature of the bake depended on the time and 
temperature at which the failure occurred. Usually, an overnight 
bake (16 hours) at the test cell temperature sufficed. In most 
instances, no attempt was made to obtain any quantitative informa-
tion from these bakes other than whether or not the device cured 
or improved sufficiently to establish that a surface-related 
mechanism existed. 
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b) Leak Tests - Each device was subjected to a helium bomb fine leak 
test and a fluorocarbon gross leak test. Unless otherwise stated 
in the report, the devices did not exhibit any loss of hermeticity. 
c) Delidding - Each device was delidded and subjected to routine opti-
cal examinations and documentations. 
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2.0 ANALYSIS SUMMARY 
The results of the detailed analyses of the test program failures are 
summarized in Table Cl. The table contains a delineation of the failure symp-
toms, mode, mechanism, and cause for each failure category. 
Detailed reports of each type of failure are presented as referenced in 
the summary table (Table Cl). Failure category numbers referenced in the 
reports are as defined in the summary table. Parameter symbols, circuit symbols, 
device pin numbers, etc., referenced in the reports are as previously defined in 
Appendices A and B; for example, ISS [31J defines quiescent supply current-
outputs high, which is test 31. 
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TABLE C1. SUMMARY OF FAILURE ANALYSIS FINDINGS 
n 
\J1 
~~ 
~ ~~ ~~ 
£) ~~ B: 
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'Alwat FAILED 'AI\M(TE~(S) tATlGORY FAILUIt[ FAILURE OR SYMPTOHS I100E /ECHANISH 
"\milE. 
"ICHA"ICAL A" 0 ! U L K FAILURES 
I PI H SHORTED TO VDD III RE-TO-DI E SHORT SAGGING OF THE AI IIIRE 
MID AI-SI AUOYING 
1 A. [XC£SSIVE PIN-PIN A. CC:.DUCTION THROUCH A. MOISTURE cmIDENSA-
LE~KAGE CURRENTS IOOISTURE PATHS TION DURING COOL-
- OR - DOIlN. 
•• O'EN PINS !. OPEN AI-Au IIIRE !. CORIIOSION OF THE 
- OR - BONDS AI IIIRE 
C. 0 "11iH ISS (31) C. LO:I VTH. 11~. 115. C. 1011 DRIFT THROUGH 
o HIIiH VOl AHO ANDIOR 116. THE GATE OXI DE 
V,,"Z 
Q LOll VOttI 
1 A. H"H VOL2 (24) A. HIIiH V05(OII). 11~ INCIt[ASE IN THE SOURCE 
- AND/O~ - ,,"Hit CQMTACT RESIST-
•• LCII VOHZ (12] •• HIc:H V05 (011). III NICE DUE TO 51 LICON 
DISSOLUTION 
, OPEN PIN LI FrED AI-Au III RE KIRKENDALL VOIDING 
'0110 AT TNE LEAD IN AuAI2 
rRAHE 
SU~'ACE INSTABILITY FAILURES 
S HIIiH VOl (LOT A) LOll VTH MO HIGH CATlOII DRIFT I 
UlII VOHl (LOT a) 1055. 114-115-116 
llliH ISS (31) (7) 
, HIGH 155 UI] (7) HIGH lOSS. 11"-115- CATI ON DRI FT II 
11' 
7 LOll VOH2 (lOT A) HIGH VOS(ON) DUE TO I"CIlEASE IN THE 
UN VDHI (LOT I) VTH INCREASE 1M 111- "FIXEIt' POSITIVE 
Ql CHARGE DENSITY (SLOW 
MOLE TIlAPPING) 
• 155 (8) lIRA I N-SOURCE PUNCH- ION HI.ItATION THIIOUGH. 111-112 OR 
DEGRADED DRAIN. 113 
, Q ISS (7) AND (8) DEGRADED CR7-8/R3 ION IIIGRATION 
Q IlL (H) AHD P-IlELL .JUNCTIDNS 
TIS T I R ~ 0 A 
10 OPEN PIN EXTERHAL LEAD fOLDED !lECHAN I CAL OVER-
IJIIOER STRESS 
II OPEN PINS OPEN AI STRI PES Al ELECTROHIGRATION 
MOTES 
AI. THESE 18 FAILURES IIERE ALSO DUE. IN PART. TO THE CATEGORY 3 "ECHANISH. n . TUT NO. FOR ~OT A 
( ) • TtST NO. FOR lOT B 
", • '~RI\AL STEP STRESS 
CAUSE OF 
FAILURE 
INSUFFI CI EHT CLEARANCE I 
BET\lEEN THE \lIRE A~O 
THE EDGE OF THE DIE 
DUE TO DESIGN AND 
OIORKlIANSHI P 
. 
CRACY-INC OF THE GLASS 
SEAL DURING THERMAL 
"EXCURSIONS IIHICH 
ALLOIIEO MD I STURE TO 
ENTER THE PACKAGE. 
IWIUFACTURI HG ALLOY 
CYCLE 
EXCESS IVE AoAI2 
FORHATION DURING 
_OING 
COIITAHI NATEO '-"TE 
OXIDE 
CO~TA"INATED CATE 
OXIDE 
CATE OXIDE DESICNI 
PROCESSING 
IOO!ILE CONTAMINANT 
SURFACE IONS 
IOOIILE CONTAHINAHT 
IONS 
HISHAHOLI NG 
ElECTRICAL OVERSTRESS 
TOTAL NUMBER OF 
fA I LED PARTS 
.'IR fO TABLES ~ AND 6 FOR DISTRIBUTION OF FAI LU~.ES n TI,... TE""ERATURE. AND VOLTAGE. 
IlTY. OF FAI LU~ES 
LOT A LOT! 
17 16 
121 0 
0 16 
0 2 
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~ I~ 
(~ fSS) 
-
0 13 
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a , 
0 I 
0 I 
0 1 
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3.0 FAILURE ,fi.NALYSIS REPORTS. 
3.1 Mechanical and Bulk Failures 
""---~' "-"--'~.-[-
~ 
3.1.1 Wire-To-Die Short - 33 parts failed due to an internal short-circuit 
between one of th~ pins and pin 14 (VOO)' The value of the shorts ranged from 
130 ohms to 5,000 ohms and the distribution of the shorts by pin number is 
shown in Table C2. In each case, the aluminum interconnect wire had shorted to 
the unpassivated edge of the substrate (V oo ) as illustrated in Figures Cl 
through C4. Each time an aluminum-silicon reaction had occurred at the point 
of contact as shown in Figures C2 and C4. The failures were attributed to a 
combination of the following design factors and workmanship errors: 
1) The bonding pads are located relatively close to the edge of the die 
(see Fi gure C3). 
2) The use of ultrasonically bonded wires in a low profile cavity 
resulted in wires departing the bonding pad at very shallow angles 
(see Figure Cl). A relationship between the angle of departure and 
the incidence of failure is evident from Table C2. The Lot A package 
contains a rectangular cavity [see Appendix B1J and consequently, the 
longer corner wires which would have the shallowest angles (pins 1,6, 
7, 8, 9, and 13) failed first. The Lot B device has an almost square 
cavity [see Appendix B2J and equal wires lengths. Consequently, the 
failures were more randomly distributed. 
3) The bonds were misplaced toward the edge of the die such that the heel 
of the bond was almost situated in the scribe area (see Figures Cl and 
C3). 
4) Many of the failures contained a trail of smeared pad metal or 
entrapped debris beneath the wire that extended into the scribe area 
(see Fi gure, C4). 
The failure mechanisms involved sagging or flexing of the wire until contact 
was made (if the wire was not -already touching) and then Al-Si alloying until 
sufficient ohmic contact was formed to cause a detectable short. Both 
mechanisms are essentially nonvoltage dependent . 
C6 
SOOX (SEM - 1.1 KV) SIN 105 - LOT A 
FIGURE C1. EXAMPLE OF TYPICAL WIRE-TO-DIE SHORT (ARROW). 
22S0X (SEM - 1.1 KV) SIN 105 - LOT A 
FIGURE C2. CLOSE-UP OF THE REACTION PRODUCT BETWEEN 
THE WIRE AND THE BARE SILICON. 
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200X SIN 273 - LOT A 
FIGURE C3. VERTICAL VIEW OF A DEVICE WITH A PIN 7 TO DIE SHORT 
WHERE DENOTED BY THE ARROW. 
400X SIN 273 - LOT A 
FIGURE C4. PIN 7 SHORT SITE AFTER LIFTING ASIDE THE WIRE TO SHOW THE Al-Si 
REACTION PRODUCT (A) AND A TRAIL OF ALUMINUM DEBRIS (B). 
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TABLE C2. DISTRIBUTION OF THE PIN-TO-VDD SHORTS 
, 
-, 
LOT A LOT B 
PIN NO. QUANTITY SHORTED TO VDn PIN NO. QUANTITY SHORTED TO VDD 
6 6 1 4 
7 9 3 2 
9 1 4 4 
13 1 6 1 
--
17 7 1 
8 3 
12 1 
16 
, 
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3.1.2 Cracked Package - 121 Lot A parts developed gross leaks due to cracking 
of the glass seal which allowed moisture to enter the package. This resulted 
in the following three distinct types of failures with some parts exhibiting 
more than one failure mode: 
1) 71 parts failed due to excessive pin-to-pin leakage currents. The 
leakages were traced to moisture that had condensed on the die (during 
cool-down) and created conductive paths between wires and bonding 
pads. 
2) 16 ~arts failed due to an open pin. The failures were traced to open 
Al-Au wire bonds at the lead frame. Moisture had collected at the 
heel of the bond, as shown in Figure C5, and corroded open the aluminum 
wire at this point. 
3) 62 parts failed due to excessive IDSS and low threshold voltage in the 
n-channel transistors, Q4, Q5 and Q6. These failures were bake rever-
sible. It is believed that at elevated temperature, water vapor dif-
fused through imperfections in the passivation layers and injected a 
positive charge (such as H+ or Na+ ions) into the gate oxide. The 
cations drifted through the n-channel transistor gate oxide to the Si-
Si02 interface resulting in reduced threshold voltage and increased 
lOSS· 
The failed devices exhibited gross leaks (fluorocarbon test) from cracks in the 
glass seal. 
Figure C6. 
The cracks always radiated from the Kovar leads as illustrated in 
The failures did not appear until after 256 hours of test, and 
appeared at every test point thereafter. This indicated that the cracks were 
the result of thermal expansions and contractions of the package and lead frame 
during insertion and removal of the test chassis from the high temperature test 
environment. Since each failure was the result of at least one mechanism 
(cracking) that is nonvoltage dependent, these 121 failures are not considered 
voltage dependent failures. 
3.1.3 Excessive Ohmic Contact Resistance - These 16 Lot B parts failed due to 
excessive VOL2 and/or low VOH2' Six parts failed VOL2 [24J (pins 13/8 inverter), 
two parts failed VOL2 [25J (pins 1/5 inverter), five parts failed VOH2 [12J 
(pins 13/8 inverter), and three parts failed both VOL2 [24J and VOH2 [12J. The 
failed values ranged from 600 mV to 639 mV for VOL2 and from 3.989 volts to 
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70X SIN 472 - LOT A 
FIGURE C5. ACCUMULATION OF MOISTURE AND REACTION PRODUCTS 
(ARROW) AROUND AN OPEN WIRE BOND. 
22X SIN 124 - LOT A 
FIGURE c6. CRACKS IN THE GLASS SEAL RADIATING FROM 
THE KOVAR LEADS. 
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3.914 volts for VOH2 (1,011 mV to 1,086 mV in terms of p-channel transistor on-
voltage). These failures would not recover upon baking (in fact the failed 
parameters usually worsened) which indicated that they were due to a bulk or 
mechanical mechanism. 
The failures were traced to excessive high-current on-voltage in n-channel 
transistors Q4 (nine parts) or Q5 (two parts), or in p-channel transistor Ql 
(eight parts). Each transistor on the die contains a diffused resistor in 
series with its drain and its source (extensions of the drain and source dif-
fusions) as illu~trated in Figures C7 and C8. Consequently, the total tran-
sistor on-voltage is composed of the IR drops across these resistors and the 
actual channel on-voltage. Die level probing disclosed that the drop across 
the series source resistor (RS) of the failed transistors was excessive as 
illustrated in Table C3. This results in an increase in the total transistor 
on-voltage, not only due to added series IR drop, but also because this added 
drop reduces the gate to source voltage which in turn increases the channel on-
voltage. 
Because it was not likely that the bulk resistance of RS could have 
-~-
increased during accelerated life, it was suspected that the excessive drop was 
caused by degradation of the ohmic contact. However, the drop across the source 
ohmic contacts of Ql and Q4 could not be determined because their source resis-
tors are shorted to the body diffusions via enlarged contact windows as can be 
seen in Figure C7 and C8. Proof of ohmic contact deterioration was obtained by 
leaving some of the failed parts on test through 4,000 hours. This resulted in 
degradation of other measurable contacts. For example, SIN 135 which had 
originally failed only VOH2 [12] (Ql) at 32 hours in Cell 102 was left on test 
through 4,000 hours. As shown in Table C4, both the drain and the source resis-
tors of all of the transistors eventually displayed excessive drops. The ohmic 
contacts of the source resistors of Q2, Q3, Q5 and Q6 and all of the drain 
resistors could be evaluated by examing the forward body to source or drain I-V 
characteristics. Figure C9 shows forward diode curves of the source and drain 
junctions of Q3 compared to that of a normal unstressed Q3 source junction. 
Figure C10 shows forward curve curves of the drain junction of Q6 and of the 
source junction of Q5 compared to that of a normal, unstressed Q5 source junction. 
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490X SIN 215 - LOT B 
FIGURE C7. Q4 SHOWING THE LOCATION OF THE SERIES DRAIN AND 
SOURCE RESISTORS (ARROWS). 
490X SIN 215 - LOT B 
FIGURE cS. Ql SHOWING THE LOCATION OF THE SERIES ORAl 
AND SOURCE RESISTORS (ARROWS). 
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TABLE C3. RESULTS OF ANALYSIS OF SIN 215 WHICH FAILED VOL2 [24J AND 
VOH2 [12J AFTER 128 HOURS IN CELL 301. 
I. PARAMETER HISTORY 
PRESTRESS VALUE AT 128 HOURS 
.473 V .603 V 
4.159 V 3.914 V 
II. RESULTS OF DIE LEVEL PROBING 
POST BAKE VAlliE=" 
.600 V 
3.900 V 
TOTAL ON-VOLTAGE DROP ACROSS RDRAIN* DROP ACROSS RSOURCE* 
A. SIN 215 
Q4 602 mV 42 mV 132 mV Q5 412 mV- 43 mV 51 mV Q6 459 mV 55 mV 46 mV 
Ql 1104 mV 113 mV 382 mV 
Q2 740 mV 106 mV 134 mV 
Q3 792 mV 150 mV 154 mV 
B. UNSTRESSED SAMPLE (SIN 455) 
FOR Cl}f'~?ARISON Q4 397 mV 36 mV 52 mV 
Q5 377 mV 39 mV 3f mV 
Q6 377 mV 50 mV 40 mV 
Q1 650 mV 50 mV 53 mV 
Q2 700 mV 53 mV 55 mV Q3 660 mV 57 mV 55 mV 
-- ._-
* MEASURED DURING THE VOH2 OR VOL2 TEST (IDS = -750 llA OR 600 llA). 
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VOH2 [12] (Ql) 
VOH2 [13] (Q2) 
VOH2 [14] (Q3) 
VOl2 [24] (Q4) 
VOl2 [25] (Q5) 
VOl2 [26] (Q6) 
n 
\J1 
TRANSISTOR 
Q1 
I 
Q2 
Q3 
Q4 
Q5 
Q6 
I 
""'" 
TABLE C4. RESULTS OF ANAL YS IS OF SIN 135 AFTER 
4000 HRS OF STRESS IN CELL 102 
I. PARAMETER HISTORY 
-
PRESTRESS VALUE AT 32 HOURS 
4.027 V 3.953 V 
4.281 V 4.234 V 
4.319 V 4.310 V 
.410 V .43'3 V 
.400 V .422 V 
.404 V .410 V 
.-
---- -- ----
II. RESULTS OF DIE LEVEL PROBING 
TOTAL ON-VOLTAGE DROP ACROSS RDRAIN 
1,660 mV 102 mV 
940 mV 168 mV 
850 mV 171 mV 
19,360 mV 130 mV 
17,540 mV 140 mV 
895 mV 412 mV 
-- -
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AT 4000 HOURS 
3.213 V 
3.928 V 
4.144 V 
19 V 
17V 
.898 V 
~-- .. ---.. - .. -------
DROP ACROSS RSOURCE 
505 mV 
169 mV 
177 mV 
640 mV 
610 mV 
130 mV 
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HORIZONTAL 100mV/DIV 
VERTICAL = 100~A/DIV 
SIN 135 - LOT B 
FIGURE C9. FORWARD DIODE CURVES OF THE DRAIN JUNCTION (A) AND THE SOURCE 
JUNCTION (8) OF Q3 OF SIN 135 COMPARED TO THE Q3 SOURCE 
JUNCTION (C) OF AN UNSTRESSED PART. 
HORIZO TAL. 200mV/DIV 
VERTICAL = 100~A/DIV 
SIN 135 - LOT B 
FIGURE Cl0. FORWARD DIODE CURVES OF THE Q6 DRAIN JU CTION (A) AND THE Q5 SOURCE 
JUNCTION (8) OF SIN 135 COMPARED TO THE Q5 SOURCE JUNCTION (C) OF 
AN UNSTRESSED PART. 
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In each instance the forward curve through the suspect contact contained an 
added resistive component. The drop across this added component was equal to 
the amount of excess drop measured across the resistor. This provided evidence 
that the VOL2 and the VOH2 failures were due to degradation of the source ohmic 
contact. 
Based on die level probing, SEM examinations, and consideration of the con-
tact geometry, metallization step coverage problems (discontinuities, etc.) were 
eliminated as the cause of the contact deterioration. SEM examinations of 
defective contacts after etching away the aluminum disclosed that all contained 
deep etch pits in the silicon as illustrated in Figures Cll and C12. This 
indicated that a large amount of silicon from these areas had dissolved into 
the aluminum. Dissolved silicon would tend to precipitate out at the aluminum 
grain boundaries causing loss of cohesion and thus, increased resistivity. The 
fact that the source ohmic contacts of Ql and Q4 exhibited the earliest degrada-
tion further indicates that the mechanism involved silicon dissolution. Due to 
the enlarged source contact windows of Ql and Q4 more silicon is available to 
dissolve and enter the stripe at these two contacts than at any other contact. 
The problem was caused by a manufacturing anomaly (probably involving the 
metallization alloy cycle) as indicated by the fact that, upon receipt, a high 
percentage of the Lot B parts did not meet the M385l0 specification limits for 
VOL2 and VOH2' 
These particular failures did not depend on the applied voltage, as indi-
cated by the fact that the degradation progressed at the same rate durinq 
un powered bakes. Thus, these 16 failures are not considered voltage dependent 
fa il ures. 
3.1.4 Lifted Bond - Two Lot B parts failed due to an open pin. The open pin was 
traced to a lifted Al-Au wire bond at the lead frame. Examination of the underside 
of the bonds disclosed that they had fractured through an intermetallic zone as 
shown in Figure C13. This suggested that the open was caused by Kirkendahl 
voiding. The intermetallics were purple colored indicating that the voiding 
had.occurred in AuA12· These two failures occurred at 1,000 and 2,000 hours of 
accelerated life. Since no other parts exhibited this mechanism after 2,000 
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3000X (SEM - 25 KV) SIN 135 - LOT B 
FIGURE Cll. ALLOY PITS IN Q5 SOURCE OHMIC CONTACT 
REVEALED BY ALUMINUM ETCH. 
2000X (SEM - 25 KV) S/ 135 - LOT B 
. 
FIGURE C12. ALLOY PITS IN Ql SOURCE OHMIC CONTACT 
REVEALED BY ALUMINUM ETCH. 
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395X 
FI GURE C 13. 
SIN 412 - LOT B 
UNDERSIDE OF THE LIFTED BOND SHOWING INTERMETALLICS. 
SIN 411 - LOT B 
FIGURE C14. EXAMPLE OF THE THRESHOLD VOLTAGE SHIFT THAT OCCURRED IN Q6 OF A 
VOH3 FAILURE. LEFT HAND TRACE IS THAT OF A FAILED Q6; RIGHT HAND 
TRACE IS THAT OF A NORMAL TRANSISTOR. VTH CHARACTERISTIC = IDS VS. 
VDS, VGS = VDS 
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additional hours of testing, the two opens were attributed to excessive AuA12 
formation during the bonding operation. 
3.2 Surface Instability Fai1ures 
3.2.1 Cation Drift I - 46 Lot A parts failed due to excessive no-load, output 
high, p-channel transistor on-voltage (V03); 33 failed V03 [21] (pin 12 inverter), 
6 failed V03 [20] (pins 1/5 inverter), 5 failed V03 [19] (pins 13/8 inverter), 
and 2 failed both V03 [20] and V03 [19]. 21 of these parts also failed due to 
excessive quiescent supply current, outputs high (ISS [31]). The failed values 
ranged from 11 mV to 506 mV for V03 and from 63 nA to greater than 1.8 ~A 
(established upper test limit) for ISS [31]. All failures occurred within 16 
hours and were bake reversible. 
14 Lot B parts failed due to low no-load, high-level output voltage (VOH3); 
13 failed VOH3 [17] (pin 12 inverter) and one failed VOH3 [15] (pins 13/8 
inverter). Seven of these parts also failed due to excessive ISS [7]. The 
failed values ranged from 4.949 volts to 4.684 volts for VOH3 (51 mV to 316 mV 
in terms of p-channel transistor on-voltage) and from 54 nA to 1.8 ~A for ISS 
[7]. All but one of these failures occurred within one hour and all were bake 
reversible. 
The failures were traced to low threshold voltage (VTH) and high cutoff 
current (lOSS) in an n-channel transistor (Q4, Q5 or Q6). VOH3 (or V03) failure 
was caused by a VTH shift like that shown in Figure C14. Due to the low VTH, 
the transistor Q6 drew about 60 ~A (should be 0 ~A) during the VOH3 [17] test 
(VGS = +l.lV) through the complementary p-channel transistor Q3. As a result, 
the on-voltage of Q3 is forced to exceed the specified limit of 50 mV (5V-VOH3). 
The ISS failure was caused by excessive cutoff current~ IDSS~ that accompanied 
the low VTH in some instances. lOSS always saturated as illustrated in Figure 
C15 and the drain and source junctions display€!d no degradation indicating that 
the high lOSS was the result of current flow through an inversion layer across 
the channel region. These 60 failures are summarized in terms of the degraded 
transistor and its failure mode in Table C5. 
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S/N 222 - LOT B 
FIGURE C15. lOSS VS. VOS (VGS - a v) OF Q6 OF AN ISS [7] FAILURE. 
SIN 222 - LOT a 
FIGURE C16. EXAMPLE OF THE SHIFT IN THE VTH CHARACTERISTIC ThAT OCCURRED IN 
Q6 OF AN lOSS FAILURE (lOSS = 100 nA). L/H TRACE IS THAT OF A 
FAILED Q6, R/H TRACE IS THAT OF A NORMAL TRANSISTOR. VTH CHARACTER-
ISTIC = lOS VS VOS' VGS = VOS' 
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DEGRADED TRANSISTOR 
LOT A 
Q6 
Q5 
Q4 
Both Q5 and Q4 
LOT B 
Q6 
Q5 
Q4 
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TABLE C5. DISTRIBUTION OF VOH3 (V03 ) AND ISS FAILURES BY 
DEGRADED TRANSISTOR AND FAILURE MODE 
QUANTITY WITH ONLY QUANTITY WITH BOTH 
LOW VTH LOW VTH AND HIGH IDSS 
19 14 
3 3 
2 3 
1 1 
6 7 
0 0 
1 0 
TOTAL 
33 
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The failure modes and the bake recovery displayed by these parts indicate 
that the VTH decrease and the lOSS increase were caused by the accumulation of 
a net positive charge in the gate oxide at the Si/Si02 interface. In the case 
of Q6, the accumulation would have resulted from inward drift of mobile cation 
surface contamination, such as Na+ ions, through the gate oxide under the 
influence of the +15 volt gate bias. In the case of Q4 or Q5, the accumulation 
probably resulted from lateral drift of cations into the gate oxide due 1;0 the 
15 volt reverse bias on the drain junction. The accumulated charge lower~d 
the threshold voltage to the point that VOH3 (or V03) failed and, in the more 
severe cases, inverted the channel region causing excessive lDSS. 
3.2.2 Cation Orift II - 19 Lot B parts failed due to excessive quiescent sup-
ply current, outputs high (ISS [7J). The failures occurred between 1 and 2,000 
hours and were bake reversible. The high ISS was traced to excessive lOSS in 
n-channel transistors Q4 or Q6. Seventeen parts failed due to high Q6 lOSS and 
two parts failed due to high Q4 lOSS. As was the case with the cation Orift I 
type failures, lOSS of these parts always saturated (same as Figure C15) and 
the drain and source junctions displayed no degradation. Thus, these failures 
were similarly attributed to a cation drift mechanism. However, these 19 failures 
were segregated from those identified as type I drift for two reasons: 
1) ISS failure was not accompanies by VOH3 failure. The transistors which 
exhibited high lOSS showed decreased VTH, as illustrated in Figure 16, 
but the VTH shift was not severe enough to cause VOH3 failure. In the 
case of evenly distributed positive charge at the gate oxide/Si inter-
face, the quantity of charge required to cause lOSS failure is slightly 
greater than that required to cause VOH3 failure. In other words, lOSS 
failure always should have been accompanied by VOH3 as was the case 
with type I drift. Analysis of these 19 parts established that the 
anomalous current was confined to the active channel region itself; 
i.e., it was not the result of a shunt or parasitic inversion path 
beneath the field oxide. Consequently, it is believed that, in the 
case of the type II drift, the cation contamination may have been 
either non-uniformly distributed initially or drifted non-uniformly. 
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2) These 19 failures were distributed between 1 and 2,000 hours, whereas 
all but one of the Lot B type I failures occurred within one hour. 
Apparently, either the level of contamination was significantly lower 
in the case of type II failure than in type I, or a different, less 
mobile species of charge was responsible for the type II failures. 
3.2.3 Slow Trapping - Eight Lot A parts failed VOHl [13 and/or 14J and eighteen 
Lot B parts failed VOH2 [12 and/or 13J due to a bake reversible mechanism. The 
failed values ranged from 3.598 to 3.406 volts for VOH1 (1,402 mV to 1,594 mV 
in terms of p-channel on-voltage) and from 3.997 volts to 3.875 volts for VOH2 
(1,003 mV to 1,125 mV in terms of p-channel on-voltage). The 18 Lot B failures 
occurred between 128 and 4,000 hours. The Lot A failures also began to appear 
at 128 hours, but the distribution was truncated at 256 hours by the cracked 
seal problem. 
The VOH failures were traced to excessive on-voltage in p-channel tran-
sistors Ql and Q2 primarily caused by an increase in threshold voltage as illus-
trated in Figure e17. Negative bias (-VOO) had been applied to the gates of Ql 
and Q2 during accelerated life. P-channel VTH increase under negative gate bias 
indicates that the shift was caused by an increase in the IIfixed ll positive sur-
face charge density. This is generally attributed to a slow hole trapping 
mechanism. In the case of the Lot B failures, the VOH2 of the eighteen category 
7 failures would return to within specification after baking but would not com-
pletely recover to the pre-stress value. VOH2 would saturate at 110 to 120% of 
the pre-stress value after extended baking. Die level probing established that 
the resistance of the ohmic contacts of Ql and Q2 had increased. However, since 
these failures were predominately due to VTH shift, they are categorized as 
voltage dependent surface instability type failures. 
3.2.4 Miscellaneous Surface Instability Failures - Six Lot B parts failed 
quiescent supply current, outputs low (ISS [8J) due to excessive lOSS in a p-
channel transistor (Ql, Q2 or Q3). The failed ISS [8J values ranged from 74 nA 
to 541 nA and were bake reversible. Three parts failed due to excessive Q3 lOSS, 
two parts due to excessive Q2 lOSS, and one part due to excessive Ql lOSS. The 
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SIN 21 - LOT A 
FIGURE C17. EXAMPLE OF THE THRESHOLD VOLTAGE SHIFT THAT OCCURRED IN Q2 UNDER 
NEGATIVE GATE BIAS. L/H TRACE IS THE VTH CHARACTERISTIC OF A 
NORMAL TRANSISTOR. R/H TRACE IS THAT OF THE FAILED Q2. VTH 
CHARACTERISTIC = IDS VS. VDS ' VGS = VDS · 
HORIZONTAL = 2 VOLTS/DIVISION 
VERTICAL = 10 nA/DIVISION 
SIN 141 - LOT B 
FIGURE C18. lOSS VS. VDS OF Q2 O~ AN ISS [8] FAILURE. 
(I SS [8] = 65 nA AT 15 VOLTS) 
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degraded Q1 and Q2 transistors displayed exponentially increasing leakage cur-
rent above a drain-source potential of about 10 volts as illustrated in Figure 
C18. The drain and source junctions displayed no degradation and the anomalous 
current could be pinched off by applying a positive gate to source bias. This 
indicated that the excessive lOSS was the result of drain-source punch-through. 
The degraded Q3 transistors displayed an lOSS characteristic essentially like 
that of the Q1 and Q2 transistors, but in the case of Q3 the excessive leakage 
was traced to a degraded drain junction. It was found that some of failed parts 
would recover immediately upon de1idding or upon removal of the glassivation 
(the other parts had been cured by baking before de1idding). This indicated 
that the degradation was caused by mobile surface ions and that the failure 
mechanism involved charge migration. 
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One lot B part failed ISS [7J (72 nA), ISS [8J (81 nA) and III [34J (37 nA). 
The ISS failures were caused by a degraded p-we11 junction and the III failure 
was caused by a degraded input protection network between VOO and pin 10 (CR7-8 
and R3). The degraded junctions displayed channelled characteristics, as 
illustrated in Figure C19, which recovered when baked. Consequently, the 
degradation was attributed to mobile contaminant ions which migrated during 
accelerated life. 
3.3 Miscellaneous Failures 
3.3.1 Test Error - One lot B part was removed from test because it exhibited 
an open-circuit at pin 6. It was subsequently discovered that pin 6 had been 
accidentally folded under the package during insertion into the test socket. 
One Lot B part failed due to open and resistive pins after 2,000 hours in 
cell 101. Several metallization stripes were open or depleted at the ohmic 
contact. Oep1eted metal was found at the p-channe1 source contacts and whisker 
growth was found at the n-channe1 source contacts as shown in Figure C20. This 
indicated that the failures were the result of aluminum e1ectromigration due to 
excessive current from VOO to Vss through each inverter. The part contained no 
deficiency which would explain a high current condition. Therefore, this 
isolated failure was attributed to a random test error. 
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SIN 425 - LOT B 
FIGURE C19. REVERSE CHARACTERISTIC OF THE DEGRADED P-WELL JUNCTION. 
105X 
FIGURE C20. 
SIN 362 - LOT B 
DIE SURFACE SHOWING DEPLETED ALUMINUM (A) AND WHISKER 
GROWTH (B) AT OHMIC CONTACTS. 
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